FW82801EB Intel, FW82801EB Datasheet - Page 247

no-image

FW82801EB

Manufacturer Part Number
FW82801EB
Description
Manufacturer
Intel
Datasheet

Specifications of FW82801EB

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FW82801EB
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
FW82801EB SL73Z
Manufacturer:
INTEL
Quantity:
238
Part Number:
FW82801EB(SL73Z)
Manufacturer:
INTEL
Quantity:
20 000
.
Intel
®
Table 121. Command Types
82801EB ICH5 / 82801ER ICH5R Datasheet
Command
9–FFh
Type
0
1
2
3
4
5
6
7
8
Reserved
WAKE/SMI#. This command wakes the system if it is not already awake. If system is already
awake, an SMI# is generated.
NOTE: The SMB_WAK_STS bit will be set by this command, even if the system is already
Unconditional Powerdown. This command sets the PWRBTNOR_STS bit, and has the same
effect as the Powerbutton Override occurring.
HARD RESET WITHOUT CYCLING: This command causes a hard reset of the system (does
not include cycling of the power supply). This is equivalent to a write to the CF9h register with
bits 2:1 set to 1, but bit 3 set to 0.
HARD RESET SYSTEM. This command causes a hard reset of the system (including cycling
of the power supply). This is equivalent to a write to the CF9h register with bits 3:1 set to 1.
Disable the TCO Messages. This command will disable the Intel
Heartbeat and Event messages (as described in
been executed, Heartbeat and Event message reporting can only be re-enabled by assertion
and deassertion of the RSMRST# signal.
WD RELOAD: Reload watchdog timer.
Reserved
SMLINK_SLV_SMI. When ICH5 detects this command type while in the S0 state, it sets the
SMLINK_SLV_SMI_STS bit (see
system is in an S0 state. If the message is received during S1–S5 states, the ICH5
acknowledges it, but the SMLINK_SLV_SMI_STS bit does not get set.
Note: It is possible that the system transitions out of the S0 state at the same time that the
SMLINK_SLV_SMI command is received. In this case, the SMLINK_SLV_SMI_STS bit may
get set but not serviced before the system goes to sleep. Once the system returns to S0, the
SMI associated with this bit would then be generated. Software must be able to handle this
scenario.
Reserved
awake. The SMI handler should then clear this bit.
Section
Description
9.11.7). This command should only be used if the
Section
5.14.2). Once this command has
Functional Description
®
ICH5 from sending
247

Related parts for FW82801EB