MCIMX515DJM8C Freescale, MCIMX515DJM8C Datasheet - Page 68

no-image

MCIMX515DJM8C

Manufacturer Part Number
MCIMX515DJM8C
Description
Manufacturer
Freescale
Datasheet

Specifications of MCIMX515DJM8C

Operating Temperature (min)
-20C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX515DJM8C
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MCIMX515DJM8C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX515DJM8C
Manufacturer:
FREESCALE/PBF
Quantity:
1
Part Number:
MCIMX515DJM8C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX515DJM8C
0
Company:
Part Number:
MCIMX515DJM8C
Quantity:
420
Company:
Part Number:
MCIMX515DJM8C
Quantity:
6 655
Company:
Part Number:
MCIMX515DJM8C
Quantity:
420
Company:
Part Number:
MCIMX515DJM8C
Quantity:
400
Part Number:
MCIMX515DJM8CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Electrical Characteristics
Figure 35
appear in
68
1
2
DDR17
DDR18
DDR17
DDR18
DDR19
DDR20
DDR21
DDR22
DDR23
These values are for DQ/DM slew rates of 1 V/ns and DQS/DQS_B differential slew rates of 2 V/ns. For different values use
derating table below
These values are for DQ/DM slew rates of 1 V/ns and DQS slew rates of 1 V/ns. For different values use derating table below
ID
Table
DQM (output)
shows the timing diagram for DDR2 SDRM write cycle. The timing parameters for this diagram
DQS (output)
DQ and DQM setup time to DQS (differential strobe)
DQ and DQM hold time to DQS (differential strobe)
DQ and DQM setup time to DQS (single-ended strobe)
DQ and DQM hold time to DQS
Write cycle DQS falling edge to SDCLK output setup time
Write cycle DQS falling edge to SDCLK output hold time
DQS latching rising transitions to associated clock edges
DQS high level width
DQS low level width
DQ (output)
SDCLK_B
SDCLK
60.
i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 4
DDR17
DDR21
DDR17
Figure 35. DDR2 SDRAM Write Cycle
Table 60. DDR2 SDRAM Write Cycle
Parameter
(single-ended strobe)
Data
DM
DDR18
DDR18
Data
DM
DDR17
DDR17
1
Data
DM
1
2
DDR22
2
Data
DM
DDR23
DDR18
DDR18
Data
DM
t
t
Symbol
t
t
DH1(base)
DS1(base)
DS(base)
DH(base)
t
t
t
t
t
DQSS
DQSH
DQSL
DSS
DSH
Data
DM
DDR19
SDCLK = 200 MHz
0.275
0.025
0.025
–0.25
0.15
0.35
0.35
Min
0.2
0.2
Freescale Semiconductor
Data
DM
Max
0.25
Data
DM
DDR20
Unit
tCK
tCK
tCK
tCK
tCK
ns
ns
ns
ns

Related parts for MCIMX515DJM8C