CS5535-UDCF AMD (ADVANCED MICRO DEVICES), CS5535-UDCF Datasheet - Page 262

• Manufacturer Part Number: CS5535-UDCF
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of CS5535-UDCF

• Operating Temperature (min): 0C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Compliant

6.4
The control registers for the ATA-5 compatible IDE control-
ler (ATAC) are divided into three sets:
• Standard GeodeLink Device (GLD) MSRs
• ATAC Specific MSRs
• ATAC Native Registers
The MSRs are accessed via the RDMSR and WRMSR pro-
cessor instructions. The MSR address is derived from the
262
MSR Address
MSR Address
51300011h-
5130001Fh
51300000h
51300001h
51300002h
51300003h
51300004h
51300005h
51300008h
51300009h
51300010h
51300020h
51300021h
51300022h
51300023h
51300024h
ATA-5 Controller Register Descriptions
Type
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
---
---
31506B
Table 6-10. Standard GeodeLink™ Device MSRs Summary
Register Name
GLD Capabilities MSR (ATAC_GLD_MSR_CAP)
GLD Master Configuration MSR
(ATAC_GLD_MSR_CONFIG)
GLD SMI MSR (ATAC_GLD_MSR_SMI)
GLD Error MSR (ATAC_GLD_MSR_ERROR)
GLD Power Management MSR
(ATAC_GLD_MSR_PM)
GLD Diagnostic MSR (ATAC_GLD_MSR_DIAG)
Register Name
I/O Base Address (ATAC_IO_BAR)
Unused
Reset Decode (ATAC_RESET)
Unused
Channel 0 Drive 0 PIO (ATAC_CH0D0_PIO)
Channel 0 Drive 0 DMA (ATAC_CH0D0_DMA)
Channel 0 Drive 1 PIO (ATAC_CH0D1_PIO)
Channel 0 Drive 1 DMA (ATAC_CH0D1_DMA)
PCI Abort Error (ATAC_PCI_ABRTERR)
Table 6-11. ATAC Specific MSRs Summary
perspective of the CPU Core. See Section 4.2 "MSR
Addressing" on page 59 for more details.
The Native registers are accessed as I/O Offsets from a
GLIU IOD Descriptor and are BYTE, WORD and DWORD
accessible.
Tables 6-10 through 6-12 are ATAC register summary
tables that include reset values and page references where
the bit descriptions are provided.
AMD Geode™ CS5535 Companion Device Data Book
00000000_0000F000h
00000000_00000000h
00000000_00000100h
00000000_00000000h
00000000_00000001h
00000000_00000000h
00000000_00000000h
00000000_002470xxh
00000000_00000000h
00000000_00009172h
00000000_00077771h
00000000_00009172h
00000000_00077771h
ATA-5 Controller Register Descriptions
Reset Value
Reset Value
---
---
Reference
Reference
Page 263
Page 264
Page 265
Page 266
Page 267
Page 268
Page 269
Page 269
Page 270
Page 271
Page 273
Page 273
Page 273
---
---