CS5535-UDCF AMD (ADVANCED MICRO DEVICES), CS5535-UDCF Datasheet - Page 516

no-image

CS5535-UDCF

Manufacturer Part Number
CS5535-UDCF
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of CS5535-UDCF

Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS5535-UDCF
Manufacturer:
AMD
Quantity:
20 000
Part Number:
CS5535-UDCF
Manufacturer:
AMD
Quantity:
13 069
6.18.3.17 PM Normal Work Delay and Enable (PM_NWKD)
PMS I/O Offset
Type
Reset Value
Reads always return the value written, except for RSVD bits [29:20]. This register applies to Normal Standby state entry.
516
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
29:20
29:20
19:0
19:0
Bit
31
30
Bit
31
30
Name
NWKD_LOCK
NWKD_EN
RSVD
NWKD_DELAY
Name
LOWBAT_LOCK
LOWBAT_EN
RSVD
LOWBAT_DELAY
4Ch
R/W
00000000h
31506B
RSVD
Description
Normal Work Delay Lock. After this bit is set, the value in this register can not be
changed until RESET_STAND# is applied.
Normal Work Delay Enable. Must be high to enable this function.
Reserved. By convention write 0, but may write anything. Reads return 0.
Normal Work Delay Delay. If the Standby state is entered normally, NWKD_DELAY
number of 32 kHz clock edges must pass before the Working state is allowed to be
entered again, that is, a Standby Wakeup recognized.
Description
Low Battery Lock. After this bit is set, the value in this register can not be changed
until RESET_STAND# is applied.
Low Battery Enable. Must be high to enable this function.
Reserved. By convention write 0, but may write anything. Reads return 0.
Low Battery Delay. If the Low Battery input LOW_BAT# (GPIO25) is asserted for
LOWBAT_DELAY number of 32 kHz clock edges, then unconditionally de-assert
WORKING and WORK_AUX to remove Working power. If LOW_BAT# is still asserted
at wakeup, hold in Standby state until LOW_BAT# is de-asserted.
LOW_BAT# needs to be asserted for at least one 32 kHz clock edge for this function
to work properly. A less than one 32 kHz clock edge pulse on the LOW_BAT# input
may not be registered.
The delay restarts if LOW_BAT# de-asserts and then asserts again. If LOW_BAT# is
already asserted, the delay restarts anytime LOWBAT_DELAY (this field) is written.
PM_NWKD Bit Descriptions
PM_PSD Bit Descriptions
PM_NWKD Register Map
AMD Geode™ CS5535 Companion Device Data Book
Power Management Controller Register Descriptions
NWKD_DELAY
9
8
7
6
5
4
3
2
1
0

Related parts for CS5535-UDCF