SAA7111AHZ NXP Semiconductors, SAA7111AHZ Datasheet

SAA7111AHZ

Manufacturer Part Number
SAA7111AHZ
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SAA7111AHZ

Pin Count
64
Package Type
LQFP
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAA7111AHZ
Manufacturer:
TI
Quantity:
6 710
Part Number:
SAA7111AHZ
Manufacturer:
NXP
Quantity:
34
Part Number:
SAA7111AHZ
Manufacturer:
SHARP
Quantity:
1
Part Number:
SAA7111AHZ
Manufacturer:
NXP
Quantity:
5 690
Part Number:
SAA7111AHZ
Quantity:
3 036
Part Number:
SAA7111AHZ
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
SAA7111AHZ
Quantity:
20
Part Number:
SAA7111AHZ/V4,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Product specification
Supersedes data of 1997 May 26
File under Integrated Circuits, IC22
DATA SHEET
SAA7111A
Enhanced Video Input Processor
(EVIP)
INTEGRATED CIRCUITS
1998 May 15

Related parts for SAA7111AHZ

SAA7111AHZ Summary of contents

Page 1

DATA SHEET SAA7111A Enhanced Video Input Processor (EVIP) Product specification Supersedes data of 1997 May 26 File under Integrated Circuits, IC22 INTEGRATED CIRCUITS 1998 May 15 ...

Page 2

Philips Semiconductors Enhanced Video Input Processor (EVIP) CONTENTS 1 FEATURES 2 APPLICATIONS 3 GENERAL DESCRIPTION 4 QUICK REFERENCE DATA 5 ORDERING INFORMATION 6 BLOCK DIAGRAM 7 PINNING 8 FUNCTIONAL DESCRIPTION 8.1 Analog input processing 8.2 Analog control circuits 8.2.1 Clamping ...

Page 3

Philips Semiconductors Enhanced Video Input Processor (EVIP) 1 FEATURES Four analog inputs, internal analog source selectors, e.g. 4 CVBS Two analog preprocessing channels Fully programmable static gain for the main channels or automatic gain control ...

Page 4

... P analog and digital power A+D 5 ORDERING INFORMATION TYPE NUMBER NAME SAA7111AHZ LQFP64 SAA7111AH QFP64 1998 May 15 The pure 3.3 V CMOS circuit SAA7111A, analog front-end and digital video decoder highly integrated circuit for desktop video applications. The decoder is based on the principle of line-locked clock decoding and ...

Page 5

Philips Semiconductors Enhanced Video Input Processor (EVIP) 6 BLOCK DIAGRAM handbook, full pagewidth 14 AOUT ANALOG 12 PROCESSING AI11 10 AND AI12 ANALOG-TO- DIGITAL CONVERSION 8 AI21 6 AI22 AD2 AD1 64 n. SSS CON ANALOG PROCESSING CONTROL ...

Page 6

Philips Semiconductors Enhanced Video Input Processor (EVIP) 7 PINNING PIN SYMBOL I/O/P (L)QFP64 n.c. 1 TDO 2 O TDI 3 I TMS SSA2 AI22 DDA2 AI21 ...

Page 7

Philips Semiconductors Enhanced Video Input Processor (EVIP) PIN SYMBOL I/O/P (L)QFP64 RTS0 HREF SSD3 DDD3 VPO ( SSD2 ...

Page 8

Philips Semiconductors Enhanced Video Input Processor (EVIP) PIN SYMBOL I/O/P (L)QFP64 IICSA 61 I SDA 62 I/O SCL 63 I/O n.c. 64 Notes 1. In accordance with the ‘ IEEE1149.1 ’ standard the pads TCK, TDI, TMS and TRST are ...

Page 9

Philips Semiconductors Enhanced Video Input Processor (EVIP) handbook, full pagewidth n.c. 1 TDO 2 TDI 3 TMS 4 V SSA2 5 AI22 6 V DDA2 7 AI21 8 V SSA1 9 10 AI12 V DDA1 11 AI11 12 V SSS ...

Page 10

Philips Semiconductors Enhanced Video Input Processor (EVIP) 8 FUNCTIONAL DESCRIPTION 8.1 Analog input processing The SAA7111A offers four analog signal inputs, two analog main channels with source switch, clamp circuit, analog amplifier, anti-alias filter and video CMOS ADC (see Fig.5). ...

Page 11

Philips Semiconductors Enhanced Video Input Processor (EVIP) The SECAM-processing contains the following blocks: Baseband ‘bell’ filters to reconstruct the amplitude and phase equalized 0 and 90 FM-signals Phase demodulator and differentiator (FM-demodulation) De-emphasis filter to compensate the pre-emphasised input signal, ...

Page 12

Philips Semiconductors Enhanced Video Input Processor (EVIP) The output data formats are controlled via the I OFTS0, OFTS1 and RGB888. Timing for the data stream formats, YUV ( (12-bit), YUV ( (16-bit), ...

Page 13

Philips Semiconductors Enhanced Video Input Processor (EVIP) 8.11 Power-on reset and CE input A missing clock, insufficient digital or analog V voltages (below 2.7 V) will initiate the reset sequence; all outputs are forced to 3-state. The indicator output RES ...

Page 14

Acrobat reader. white to force landscape pages to be ... 64 n. SSA1 5 V SSA2 6 AI22 SOURCE CLAMP 8 SWITCH ...

Page 15

Acrobat reader. white to force landscape pages to be ... LUM CHR 1 n.c. 58 TRST 59 QUADRATURE TCK TEST 3 DEMODULATOR TDI CONTROL ...

Page 16

Acrobat reader. white to force landscape pages to be ... LUM LUMINANCE CIRCUIT CHROMINANCE PREFILTER TRAP PREF BYPS VBLB PREFILTER SYNC LINE 21 TEXT ...

Page 17

Philips Semiconductors Enhanced Video Input Processor (EVIP) handbook, full pagewidth TBP7 to 0 (CVBS YUV BCHI1 C-bus UV or YUV BCLO1 C-bus V_GATE (programmable) HREFINT HREFINT = internal horizontal reference. ...

Page 18

Philips Semiconductors Enhanced Video Input Processor (EVIP) handbook, full pagewidth REG VREF CCIR 656 EN CLOCK 0 HREFINT VBP0 VBP4 REG VREFINT EN CLOCK 0 HREFINT VREF_CCIR 656 = vertical reference signal referring to the field interval definitions of CCIR656. ...

Page 19

Philips Semiconductors Enhanced Video Input Processor (EVIP) 9 BOUNDARY-SCAN TEST The SAA7111A has built in logic and 5 dedicated pins to support boundary-scan testing which allows board testing without special hardware (nails). The SAA7111A follows the ‘IEEE Std. 1149.1 - ...

Page 20

Philips Semiconductors Enhanced Video Input Processor (EVIP) MSB handbook, full pagewidth 31 TDI 0010 4-bit version code 1998 May 1111000100010001 16-bit part number Fig.11 32 bits of identification 20 Product specification LSB 1 0 00000010101 ...

Page 21

Philips Semiconductors Enhanced Video Input Processor (EVIP) 10 GAIN CHARTS handbook, halfpage handbook, full pagewidth NO BLANKING ACTIVE 1 CLL CLAMP WIPE = white peak level (254); SBOT = sync bottom level (1); CLL = clamp level [60 Y (128 ...

Page 22

Philips Semiconductors Enhanced Video Input Processor (EVIP) handbook, full pagewidth NO ACTION STOP X = system variable IAGV FGVI > GUDL; VBLK = vertical blanking pulse; HSY = horizontal sync pulse; AGV = actual gain value; FGV = ...

Page 23

Philips Semiconductors Enhanced Video Input Processor (EVIP) 11 LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 134); all ground pins connected together and all supply pins connected together. SYMBOL PARAMETER V digital supply voltage DDD V analog ...

Page 24

Philips Semiconductors Enhanced Video Input Processor (EVIP) SYMBOL PARAMETER channel crosstalk cs Analog-to-digital converters B bandwidth differential phase diff (amplifier plus anti-alias filter = bypass) G differential gain diff (amplifier plus anti-alias filter = bypass) f ADC clock frequency clkADC ...

Page 25

Philips Semiconductors Enhanced Video Input Processor (EVIP) SYMBOL PARAMETER Data and control output timing; note 1 C output load capacitance L t output hold time OHD;DAT t propagation delay PD t propagation delay to PDZ 3-state Clock output timing (LLC ...

Page 26

Philips Semiconductors Enhanced Video Input Processor (EVIP) SYMBOL PARAMETER Crystal oscillator f nominal frequency n f/f permissible nominal n frequency deviation Tf/f permissible nominal n frequency deviation with temperature C (X1) RYSTAL SPECIFICATION T operating ambient amb(X1) temperature C load ...

Page 27

Philips Semiconductors Enhanced Video Input Processor (EVIP) 13 TIMING DIAGRAMS handbook, full pagewidth CLOCK OUTPUT LLC OUTPUTS VPO, HREF, VREF, VS explanation of the output formats is given in Table 6. Fig.15 Clock/data timing (8-bit CCIR-656 format of ...

Page 28

Philips Semiconductors Enhanced Video Input Processor (EVIP) handbook, full pagewidth CLOCK OUTPUT LLC t LLCH OUTPUT CREF RGB ( data VPO15 to VPO8 RGB ( data VPO7 to VPO0 An explanation of the output formats is ...

Page 29

Philips Semiconductors Enhanced Video Input Processor (EVIP) handbook, full pagewidth LLC CREF HREF FEI VPO 2 Timing is compatible with SAA7110; I C-bus bit FECO = 0. Fig.19 FEI timing diagram (FEI sampling at CREF = LOW) for OFTS = ...

Page 30

Philips Semiconductors Enhanced Video Input Processor (EVIP) handbook, full pagewidth LLC CREF LLC2 START OF ACTIVE LINE HREF Yn UVn HREF 715 Yn V714 UVn handbook, full pagewidth LLC t SU FEI VPO Fig.22 FEI timing in CCIR 656 mode ...

Page 31

Philips Semiconductors Enhanced Video Input Processor (EVIP) handbook, full pagewidth Y - output HREF (50 Hz) RTS1 (PLIN) HS (50 Hz) programming range (step size: 8/LLC) HREF (60 Hz) HS (60 Hz) HS (60 Hz) programming range (step size: 8/LLC) ...

Page 32

Philips Semiconductors Enhanced Video Input Processor (EVIP) 622 623 handbook, full pagewidth input CVBS HREF (2) VREF VRLN = 1 (2) VREF VRLN = 0 VS (1) RTS0 (ODD) 310 311 input CVBS HREF (2) VREF VRLN = 1 (2) ...

Page 33

Philips Semiconductors Enhanced Video Input Processor (EVIP) 522 523 handbook, full pagewidth (525) (1) input CVBS HREF (3) VRLN = 1 VREF (3) VRLN = 0 VREF VS (1) RTS0 (ODD) 259 260 (263) (262) input CVBS HREF (3) VRLN ...

Page 34

Philips Semiconductors Enhanced Video Input Processor (EVIP) Table 3 Digital output control (1) OEYC FEI TCLO ...

Page 35

Philips Semiconductors Enhanced Video Input Processor (EVIP) 14.2 Power-on control Power-on reset is activated at power-on, chip enable, PLL clock generation failure and if the supply voltage falls below 2.7 V. The RES signal can be applied to reset other ...

Page 36

Philips Semiconductors Enhanced Video Input Processor (EVIP) Table 5 Power-on control sequence INTERNAL POWER-ON CONTROL SEQUENCE Directly after power-on asynchronous reset Synchronous reset sequence Status after power-on control sequence 15 OUTPUT FORMATS Table 6 Output formats of the VPO bus ...

Page 37

Philips Semiconductors Enhanced Video Input Processor (EVIP) Notes to Table 5 1. VPO bus allows connection video data bus systems. 2. Values in accordance with CCIR 601. 3. Before and after the video data, video timing codes ...

Page 38

Philips Semiconductors Enhanced Video Input Processor (EVIP) 255 handbook, full pagewidth 209 LUMINANCE 71 60 SYNC 1 a. For sources containing 7.5 IRE black level offset (e.g. NTSC M). VBI data levels are not dependent on BCS settings. quartz (3rd ...

Page 39

Philips Semiconductors Enhanced Video Input Processor (EVIP) 16 APPLICATION INFORMATION handbook, full pagewidth DDA C8 100 nF V SSA C4 R10 AI22 SSA C3 R9 AI21 ...

Page 40

Philips Semiconductors Enhanced Video Input Processor (EVIP) handbook, full pagewidth VPO ( VPO ( SAA7111A ...

Page 41

Philips Semiconductors Enhanced Video Input Processor (EVIP C-BUS DESCRIPTION 2 17.1 I C-bus format Table 7 Write procedure S SLAVE ADDRESS W Table 8 Read procedure (combined format) S SLAVE ADDRESS W Sr SLAVE ADDRESS R 2 ...

Page 42

Philips Semiconductors Enhanced Video Input Processor (EVIP) 2 Table 10 I C-bus receiver/transmitter overview SLAVE ADDRESS REGISTER SUB- FUNCTION ADDR Chip version 00 Reserved 01 Analog input contr 1 02 Analog input contr 2 03 Analog input contr 3 04 ...

Page 43

Philips Semiconductors Enhanced Video Input Processor (EVIP) 2 17.2 I C-bus detail 2 The I C-bus receiver slave address is 48H/49H. Subaddresses 0F, 14, 18, 19, 1D and 1E are reserved; subaddress 01 is reserved for chip version. 17.2.1 S ...

Page 44

Philips Semiconductors Enhanced Video Input Processor (EVIP) Table 14 Analog control ANALOG FUNCTION SELECT FUSE Amplifier plus anti-alias filter bypassed Amplifier active Amplifier plus anti-alias filter active AI22 handbook, halfpage AD2 AI21 AI12 AD1 AI11 Fig.33 Mode 0; CVBS (automatic ...

Page 45

Philips Semiconductors Enhanced Video Input Processor (EVIP) AI22 handbook, halfpage AD2 AI21 AI12 AD1 AI11 Fig.39 Mode 6 Y (automatic gain (gain channel 2 adapted to Y gain). 17.2 UBADDRESS Table 15 Analog control 2 (AICO2) ...

Page 46

Philips Semiconductors Enhanced Video Input Processor (EVIP) 17.2 UBADDRESS Table 16 Gain control analog (AIC03); static gain control channel 1 GAI1 SA 04 SIGN DECIMAL GAIN BIT VALUE (dB) GAI18 0.... 5.98 0 ....255 0 ...

Page 47

Philips Semiconductors Enhanced Video Input Processor (EVIP) 17.2 UBADDRESS Table 19 Horizontal sync stop SA 07 DELAY TIME (STEP SIZE = 8/LLC) 128... 108 107... ...108 (50Hz) ...107 (60Hz) 109...127 (50Hz) 108...127 (60Hz) 17.2.8 S ...

Page 48

Philips Semiconductors Enhanced Video Input Processor (EVIP) 17.2 UBADDRESS Table 21 Luminance control SA 09 FUNCTION Aperture factor (APER) Aperture factor = 0 Aperture factor = 0.25 Aperture factor = 0.5 Aperture factor = 1.0 ...

Page 49

Philips Semiconductors Enhanced Video Input Processor (EVIP) 17.2. UBADDRESS Table 22 Luminance brightness control BRIG7 to BRIG0 SA 0A OFFSET BRIG7 255 (bright) 1 128 (CCIR level (dark) 0 17.2. UBADDRESS Table 23 Luminance ...

Page 50

Philips Semiconductors Enhanced Video Input Processor (EVIP) 17.2. UBADDRESS Table 26 Chrominance control SA 0E FUNCTION Chroma bandwidth (CHBW0 and CHBW1) Small bandwidth ( 620 kHz) Nominal bandwidth ( 800 kHz) Medium bandwidth ( 920 kHz) Wide bandwidth ...

Page 51

Philips Semiconductors Enhanced Video Input Processor (EVIP) 17.2. UBADDRESS Table 27 Format/delay control SA 10 LUMINANCE DELAY COMPENSATION (STEPS IN 2/LLC) 4... ...0... ...3 Table 28 VREF pulse position and length VRLN SA 10 (D3) VREF at 60 ...

Page 52

Philips Semiconductors Enhanced Video Input Processor (EVIP) 17.2. UBADDRESS Table 31 Output control FUNCTION Colour on (COLO) Automatic colour killer Colour forced on Decoder VIP bypassed (VIPB) DMSD data to YUV output ADC data to ...

Page 53

Philips Semiconductors Enhanced Video Input Processor (EVIP) 17.2. UBADDRESS Table 32 Output control FUNCTION Analog test select (AOSL) AOUT connected to internal test point 1 AOUT connected to input ...

Page 54

Philips Semiconductors Enhanced Video Input Processor (EVIP) 17.2. UBADDRESS Table 33 Output control FUNCTION Bypass control LOW for VPO7 to VPO0 No bypass Permanent bypass Bypass controlled by V_GATE Bypass controlled by delayed V_GATE Bypass ...

Page 55

Acrobat reader. white to force landscape pages to be ... 17.2. UBADDRESS Table 34 Start of decoded data on VPO-port SA 15; ...

Page 56

Acrobat reader. white to force landscape pages to be ... 17.2. UBADDRESS VPO- SA 16; ABLE TOP OF DECODED ...

Page 57

Philips Semiconductors Enhanced Video Input Processor (EVIP) 17.2. UBADDRESS READ Table 37 Line-21 text slicer status SA 1A C-BUS STATUS BIT NAME F1RDY new data on field 1 has been acquired ...

Page 58

Philips Semiconductors Enhanced Video Input Processor (EVIP) 18 FILTER CURVES 18.1 Anti-alias filter curve 6 handbook, full pagewidth V (dB 18.2 TUF-block filter curve 6 V handbook, full pagewidth (dB) ...

Page 59

Philips Semiconductors Enhanced Video Input Processor (EVIP) 18.3 Luminance filter curves 18 handbook, full pagewidth V Y (dB (1) = 43H; (2) = 53H; (3) = 63H; (4) = 73H. Fig.43 Luminance control SA 09H, ...

Page 60

Philips Semiconductors Enhanced Video Input Processor (EVIP) 18 handbook, full pagewidth V Y (dB) 6 (1) (2) (4) ( (1) = 03H; (2) = 13H; (3) = 23H; (4) = 33H. Fig.45 Luminance control SA 09H, ...

Page 61

Philips Semiconductors Enhanced Video Input Processor (EVIP) 18 handbook, full pagewidth V Y (dB (1) = 80H; (2) = 81H; (3) = 82H; (4) = 83H. Fig.47 Luminance control SA 09H, Y/C mode, prefilter off, ...

Page 62

Philips Semiconductors Enhanced Video Input Processor (EVIP) 18 handbook, full pagewidth V Y (dB) 6 (1) (2) (3) ( (1) = 40H; (2) = 41H; (3) = 42H; (4) = 43H. Fig.49 Luminance control SA 09H, ...

Page 63

Philips Semiconductors Enhanced Video Input Processor (EVIP) 18.4 Chrominance filter curves 6 handbook, full pagewidth V (dB 0.54 (1) Transfer characteristics of the chrominance low-pass dependent on CHBW[1 : ...

Page 64

Philips Semiconductors Enhanced Video Input Processor (EVIP) 2 Table 41 I C-bus start set-up values SUB FUNCTION (HEX) 00 chip version 01 reserved 02 analog input control 1 03 analog input control 2 04 analog input control 3 05 analog ...

Page 65

Philips Semiconductors Enhanced Video Input Processor (EVIP) 20 PACKAGE OUTLINES LQFP64: plastic low profile quad flat package; 64 leads; body 1 pin 1 index ...

Page 66

Philips Semiconductors Enhanced Video Input Processor (EVIP) QFP64: plastic quad flat package; 64 leads (lead length 1.6 mm); body 2 pin 1 index DIMENSIONS (mm are the ...

Page 67

Philips Semiconductors Enhanced Video Input Processor (EVIP) 21 SOLDERING 21.1 Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. ...

Page 68

Philips Semiconductors Enhanced Video Input Processor (EVIP) 22 DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. Product ...

Page 69

Philips Semiconductors Enhanced Video Input Processor (EVIP) 1998 May 15 NOTES 69 Product specification SAA7111A ...

Page 70

Philips Semiconductors Enhanced Video Input Processor (EVIP) 1998 May 15 NOTES 70 Product specification SAA7111A ...

Page 71

Philips Semiconductors Enhanced Video Input Processor (EVIP) 1998 May 15 NOTES 71 Product specification SAA7111A ...

Page 72

Philips Semiconductors – a worldwide company Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, ...

Related keywords