ATF20V8B-15PU Atmel, ATF20V8B-15PU Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
ATF20V8B-15PU
Manufacturer Part Number
ATF20V8B-15PU
Description
Manufacturer
Atmel
Datasheet
1.ATF20V8B-15PU.pdf
(22 pages)
Specifications of ATF20V8B-15PU
Family Name
ATF20V8B
Process Technology
CMOS
# Macrocells
8
# I/os (max)
8
Frequency (max)
62MHz
Propagation Delay Time
15ns
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Through Hole
Pin Count
24
Supply Current
55mA
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATF20V8B-15PU
Manufacturer:
ATM
Quantity:
5 704
Part Number:
ATF20V8B-15PU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Input and I/O Pull-ups
All ATF20V8B family members have internal input and I/O
pull-up resistors. Therefore, whenever inputs or I/Os are
not being driven externally, they will float to V
ensures that all logic array inputs are at known states.
Input Diagram
Functional Logic Diagram Description
The Logic Option and Functional Diagrams describe the
ATF20V8B architecture. Eight configurable macrocells can
be configured as a registered output, combinatorial I/O,
combinatorial output, or dedicated input.
The ATF20V8B can be configured in one of three different
modes. Each mode makes the ATF20V8B look like a dif-
ferent device. Most PLD compilers can choose the right
mode automatically. The user can also force the selection
by supplying the compiler with a mode selection. The deter-
mining factors would be the usage of register versus com-
binatorial outputs and dedicated outputs versus outputs
with output enable control.
The ATF20V8B universal architecture can be programmed
to emulate many 24-pin PAL devices. These architectural
6
ATF20V8B(Q)(L)
CC
. This
These are relatively weak active pull-ups that can easily be
overdriven by TTL-compatible drivers (see input and I/O
diagrams below).
I/O Diagram
subsets can be found in each of the configuration modes
described in the following pages. The user can download
the listed subset device JEDEC programming file to the
PLD programmer, and the ATF20V8B can be configured to
act like the chosen device. Check with your programmer
manufacturer for this capability.
Unused product terms are automatically disabled by the
compiler to decrease power consumption. A security fuse,
when programmed, protects the content of the ATF20V8B.
Eight bytes (64 fuses) of User Signature are accessible to
the user for purposes such as storing project name, part
number, revision, or date. The User Signature is accessi-
ble regardless of the state of the security fuse.