ICS950201AFLFT IDT, Integrated Device Technology Inc, ICS950201AFLFT Datasheet

no-image

ICS950201AFLFT

Manufacturer Part Number
ICS950201AFLFT
Description
IC TIMING CTRL HUB P4 56-SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Timing Control Hubr
Datasheet

Specifications of ICS950201AFLFT

Input
Crystal
Output
Clock
Frequency - Max
200MHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
56-SSOP
Frequency-max
200MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
950201AFLFT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS950201AFLFT
Manufacturer:
IDT
Quantity:
20 000
Programmable Timing Control Hub
Recommended Application:
CK-408 clock for Intel
Output Features:
Features:
Key Specifications:
Pin Configuration
IDT
TM
3 Differential CPU Clock Pairs @ 3.3V
7 PCI (3.3V) @ 33.3MHz
3 PCI_F (3.3V) @ 33.3MHz
1 USB (3.3V) @ 48MHz
1 DOT (3.3V) @ 48MHz
1 REF (3.3V) @ 14.318MHz
5 3V66 (3.3V) @ 66.6MHz
1 VCH/3V66 (3.3V) @ 48MHz or 66.6MHz
Supports spread spectrum modulation,
down spread 0 to -0.5%.
Efficient power management scheme through PD#,
CPU_STOP# and PCI_STOP#.
Uses external 14.318MHz crystal
Stop clocks and functional control available through
I
CPU Output Jitter <150ps
3V66 Output Jitter <250ps
CPU Output Skew <100ps, programmable over 800 ps
with groups CPU0,1 and CPU2.
2
Programmable Timing Control Hub
C interface.
®
845 chipset with P4 processor.
TM
for P4
* These inputs have 150K internal pull-up resistor to VDD.
TM
56-Pin SSOP & TSSOP
TM
1
Frequency Table
F
M
M
M
M
S
0
0
0
0
for P4
d i
d i
d i
d i
2
F
0
0
0
0
S
1
1
1
1
1
F
S
0
0
0
0
1
1
1
1
0
TM
R
R
T
r T
2
1
1
(
e
e
6
C
M
C
0
0
3
s
s
s i
6
0
0
3
L
r e
r e
P
H
6 .
a t
0 .
0 .
3 .
K
U
) z
e v
e v
6
e t
2 /
0
0
3
d
d
R
R
T
r T
(
e
e
6
6
6
6
3
C
M
s
s
s i
6
6
6
6
V
L
r e
r e
H
6 .
6 .
6 .
6 .
a t
6
K
) z
6
e v
e v
6
6
6
6
e t
4 /
d
d
6
3
R
R
6
T
V
r T
B
e
e
(
6
6
6
6
C
6
M
u
s i
s
s
6
6
6
6
[ 6
L
r e
r e
[ f f
H
6 .
6 .
6 .
6 .
a t
K
: 4
) z
e v
e v
6
6
6
6
e t
: 2
4 /
] 2
d
d
] 0
ICS950201
R
R
T
r T
P
(
e
e
DATASHEET
3
3
3
3
C
M
s
s
C
P
s i
3
3
3
3
L
r e
r e
H
I C
3 .
3 .
3 .
3 .
a t
_ I
K
) z
e v
e v
3
3
3
3
F
e t
8 /
d
d
460J—01/25/10

Related parts for ICS950201AFLFT

ICS950201AFLFT Summary of contents

Page 1

Programmable Timing Control Hub Recommended Application: ® CK-408 clock for Intel 845 chipset with P4 processor. Output Features: • 3 Differential CPU Clock Pairs @ 3.3V • 7 PCI (3.3V) @ 33.3MHz • 3 PCI_F (3.3V) @ 33.3MHz • 1 ...

Page 2

ICS950201 Programmable Timing Control Hub Block Diagram TM TM IDT Programmable Timing Control Hub TM for for P4 2 460J—01/25/10 ...

Page 3

ICS950201 Programmable Timing Control Hub Pin Description ...

Page 4

ICS950201 Programmable Timing Control Hub Truth Table ...

Page 5

ICS950201 Programmable Timing Control Hub General I The information in this section assumes familiarity with I For more information, contact IDT for an I How to Write: • Controller (host) sends a start bit. • Controller (host) sends the write ...

Page 6

ICS950201 Programmable Timing Control Hub Byte 0: Control Register ...

Page 7

ICS950201 Programmable Timing Control Hub Byte 2: Control Register ...

Page 8

ICS950201 Programmable Timing Control Hub Absolute Maximum Ratings Supply Voltage Logic Inputs Ambient Operating Temperature Case Temperature Storage Temperature Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only ...

Page 9

ICS950201 Programmable Timing Control Hub Electrical Characteristics - CPU 0.7V Current Mode Differential Pair 70° 3.3 V +/-5 PARAMETER SYMBOL Current Source Output Zo Impedance Voltage High VHigh Voltage Low VLow ...

Page 10

ICS950201 Programmable Timing Control Hub Electrical Characteristics - PCICLK 70°C; VDD=3.3V +/-5 PARAMETER SYMBOL Output Frequency Output Impedance R DSP1 1 Output High Voltage Output Low Voltage V ...

Page 11

ICS950201 Programmable Timing Control Hub All 3V66 clocks are pphase with each other. In the case where 3V66_1 is configured as 48MHz VCH clock, there is no defined phase relationship between 3V66_1/VCH and other 3V66 clocks. The ...

Page 12

ICS950201 Programmable Timing Control Hub PCI_STOP# - Assertion (transition from logic "1" to logic "0") The impact of asserting the PCI_STOP# signal will be the following. All PCI[6:0] and stoppable PCI_F[2,0] clocks will latch low in their next high to ...

Page 13

ICS950201 Programmable Timing Control Hub INDEX INDEX AREA AREA 45° 45° .10 (.004) C .10 (.004) C 300 mil SSOP Package Ordering Information 950201yFLF-T ...

Page 14

ICS950201 Programmable Timing Control Hub N E1 INDEX INDEX AREA AREA 6.10 mm. Body, 0.50 mm. pitch TSSOP (0.020 mil) (240 mil) Ordering Information 950201yGLF-T Example: XXXX y G LF- ...

Page 15

ICS950201 Programmable Timing Control Hub Revision History Rev. Issue Date Description J 1/25/2010 Updated document template TM TM for P4 TM Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales For Tech Support 800-345-7015 408-284-6578 408-284-8200 pcclockhelp@idt.com ...

Related keywords