SI4133-D-GT Silicon Laboratories Inc, SI4133-D-GT Datasheet
SI4133-D-GT
Specifications of SI4133-D-GT
Available stocks
Related parts for SI4133-D-GT
SI4133-D-GT Summary of contents
Page 1
... Wireless local loop Description The Si4133 is a monolithic integrated circuit that performs both IF and dual- band RF synthesis for wireless communications applications. The Si4133 includes three VCOs, loop filters, reference and VCO dividers, and phase detectors. Divider and powerdown settings are programmable with a three- wire serial interface ...
Page 2
... Si4133 2 Rev. 1.61 ...
Page 3
... Reference Frequency Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 3.9. Powerdown Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 3.10. Auxiliary Output (AUXOUT Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21 5. Pin Descriptions: Si4133- Pin Descriptions: Si4133- Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 8. Si4133 Derivative Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31 9. Package Outline: Si4133- 10. Package Outline: Si4133- Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34 Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36 Rev. 1.61 Si4133 Page 3 ...
Page 4
... Si4133 1. Electrical Specifications Table 1. Recommended Operating Conditions Parameter Ambient Temperature Supply Voltage Supply Voltages Difference Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise stated. ...
Page 5
... For signals SCLK, SDATA, SEN, and PWDN. 3. For signal AUXOUT. Symbol Test Condition RF1 and IF operating PWDN = –500 µ 500 µ Rev. 1.61 Si4133 Min Typ Max Unit — — — — — 1 — µA 0.7 V — — — — 0 –10 — 10 µA –10 — ...
Page 6
... Si4133 Table 4. Serial Interface Timing (V = 2 – ° Parameter SCLK Cycle Time SCLK Rise Time SCLK Fall Time SCLK High Time SCLK Low Time 2 SDATA Setup Time to SCLK 2 SDATA Hold Time from SCLK 2 SEN to SCLKDelay Time 2 SCLK ...
Page 7
... S CLK D17 t en1 Figure 2. Serial Interface Timing Diagram First bit c loc ked hold D16 D15 data field Figure 3. Serial Word Format Rev. 1.61 Si4133 en3 t en2 t w Last bit clocked address field 7 ...
Page 8
... Extended frequency operation only. V RFLB pins. See Application Note 41 for more details on the Si4133 extended frequency operation. 3. From powerup request (PWDN or SEN during a write bits PDIB and PDRB in Register and IF synthesizers ready (settled to within 0.1 ppm frequency error). ...
Page 9
... Extended frequency operation only. V RFLB pins. See Application Note 41 for more details on the Si4133 extended frequency operation. 3. From powerup request (PWDN or SEN during a write bits PDIB and PDRB in Register and IF synthesizers ready (settled to within 0.1 ppm frequency error). ...
Page 10
... Si4133 SDATA Figure 4. Software Power Management Timing Diagram PWDN Figure 5. Hardware Power Management Timing Diagram 10 RF and IF synthesizers settled to within 0.1 ppm frequency error. t pup PWDN SEN PDIB = 1 PDIB = 0 PDRB = 1 PDRB = 0 RF and IF synthesizers settled to within 0.1 ppm frequency error. t pup ...
Page 11
... TRACE A: Ch1 FM Main Time A Marker 1.424 kHz Real 160 Hz /div 176 Hz Start Figure 6. Typical Transient Response RF1 at 1.6 GHz with 200 kHz Phase Detector Update Frequency Rev. 1.61 us 174.04471 711.00 Stop: 399.6003996 us Si4133 Hz 11 ...
Page 12
... Si4133 −60 −70 −80 −90 −100 −110 −120 −130 −140 2 10 Figure 7. Typical RF1 Phase Noise at 1.6 GHz with 200 kHz Phase Detector Update Frequency Figure 8. Typical RF1 Spurious Response at 1.6 GHz with 200 kHz Phase Detector Update Frequency Offset Frequency (Hz) Rev ...
Page 13
... Offset Frequency (Hz) Figure 9. Typical RF2 Phase Noise at 1.2 GHz with 200 kHz Phase Detector Update Frequency Figure 10. Typical RF2 Spurious Response at 1.2 GHz with 200 kHz Phase Detector Update Frequency Rev. 1. Si4133 13 ...
Page 14
... Si4133 −70 −80 −90 −100 −110 −120 −130 −140 −150 2 10 Figure 11. Typical IF Phase Noise at 550 MHz with 200 kHz Phase Detector Update Frequency Figure 12. IF Spurious Response at 550 MHz with 200 kHz Phase Detector Update Frequency Offset Frequency (Hz) Rev. 1.61 ...
Page 15
... GNDI 20 IFLB 19 IFLA 18 Si4133-GM GNDD 17 VDDD 16 GNDD 15 XIN F 0.022 Figure 14. Si4133-GM Rev. 1.61 Si4133 DD 30 * F 0.022 40 nH 560 pF IFOUT Printed Trace Inductor or Chip Inductor F 0.022 560 pF External Clock PWDN AUXOUT 40 nH 560 pF IFOUT Printed Trace Inductor or Chip Inductor ...
Page 16
... IF output frequencies, if needed. The divider is programmable and is capable of dividing The unique PLL architecture used in the Si4133 produces settling (lock) times that are comparable in speed to fractional-N architectures without the high phase noise or spurious modulation effects often associated with those designs. ...
Page 17
... RFLC and RFLD as shown in Figure 15. This, in addition to 2 package inductance, presents the correct total manufacturing, the external inductance can vary ±10% of its nominal value and the Si4133 corrects for the L Range EXT variation with the self-tuning algorithm. (nH) For more information on designing the external trace ...
Page 18
... The settling time for the PLL is directly proportional to its phase detector update period T (T equals 1/f typical transient response is shown in Figure 6 on page 11. During the first 13 update periods the Si4133 Only the executes the self-tuning algorithm. From then on the PLL controls the output frequency ...
Page 19
... Powerdown register settings. When the PWDN pin is high, power management is in control of the Powerdown register bits. The IF and RF sections of the Si4133 circuitry can be individually powered down by setting the Powerdown register bits PDIB and PDRB low, respectively. The reference frequency amplifier is also powered up if the PDRB and PDIB bits are high ...
Page 20
... Si4133 3.10. Auxiliary Output (AUXOUT) The signal appearing on AUXOUT is selected by setting the AUXSEL bits in the Main Configuration register (Register 0). The LDETB signal can be selected by setting the AUXSEL bits to 11. This signal can be used to indicate that the PLL is going to lose lock because of excessive ambient temperature drift and should be re-tuned. The LDETB signal indicates a logical OR result if both IF and RF are simultaneously generating a signal ...
Page 21
... Table 12. Register Summary Bit Bit Bit Bit Bit Bit Bit Bit AUXSEL IFDIV [1:0] [1: [17:0] RF1 N [16:0] RF2 N [15: Rev. 1.61 Si4133 Bit Bit Bit Bit Bit Bit Bit LPWR 0 AUTO AUTO RF PDB K PWR [1:0] [1:0] [1: PDIB PDRB R [12:0] RF1 R [12:0] RF2 R [12: ...
Page 22
... Si4133 Register 0. Main Configuration Address Field = A[3:0] = 0000 Bit D17 D16 D15 D14 D13 D12 D11 D10 D9 Name AUXSEL Bit Name 17:14 Reserved 13:12 AUXSEL [1:0] 11:10 IFDIV [1:0] 9:6 Reserved 5 LPWR 4 Reserved 3 AUTOPDB 2 AUTOK P 1 RFPWR 0 Reserved IFDIV [1:0] [1:0] Program to zero ...
Page 23
... RF2 Phase Detector Gain Constant.* N Value K P2 <4096 = 00 4096–8191 = 01 8192–16383 = 10 >16383 = 11 RF1 Phase Detector Gain Constant.* N Value K P1 <8192 = 00 8192–16383 = 01 16384–32767 = 10 >32767 = 11 Rev. 1.61 Si4133 [1:0] [1:0] [1: use these recommended values P 23 ...
Page 24
... Si4133 Register 2. Powerdown Address Field (A[3:0]) = 0010 Bit D17 D16 D15 D14 D13 D12 D11 D10 D9 Name Bit Name 17:2 Reserved 1 PDIB 0 PDRB Note: Enabling any PLL with PDIB or PDRB automatically powers on the reference amplifier. Register 3. RF1 N-Divider Address Field (A[3:0]) = 0011 ...
Page 25
... R-Divider for RF2 Synthesizer. [12:0] RF2 R RF2 [15:0] IF Function Program to zero. N-Divider for IF Synthesizer RF1 Function can be any value from 7 to 8189 8189 8189 8189 RF2 Function can be any value from 7 to 8189 8189 8189 8189 if K Rev. 1.61 Si4133 [12: [12: ...
Page 26
... Si4133 Register 8. IF R-Divider Address Field (A[3:0]) = 1000 Bit D17 D16 D15 D14 D13 D12 D11 D10 Name Bit Name 17:13 Reserved Program to zero. 12:0 R R-Divider for IF Synthesizer. [12: Function can be any value from 7 to 8189 8189 8189 8189 if K Rev. 1.61 ...
Page 27
... Pin Descriptions: Si4133-GT Pin Number Name Description 1 SCLK Serial clock input 2 SDATA Serial data input 3 GNDR Common ground for RF analog circuitry 4 RFLD Pins for inductor connection to RF2 VCO 5 RFLC Pins for inductor connection to RF2 VCO 6 GNDR Common ground for RF analog circuitry ...
Page 28
... Si4133 Table 13. Pin Descriptions for Si4133 Derivatives—TSSOP Pin Number Si4133 1 SCLK 2 SDATA 3 GNDR 4 RFLD 5 RFLC 6 GNDR 7 RFLB 8 RFLA 9 GNDR 10 GNDR 11 RFOUT 12 VDDR 13 AUXOUT 14 PWDN 15 16 GNDD 17 VDDD 18 GNDD 19 IFLA 20 IFLB 21 GNDI 22 IFOUT 23 VDDI 24 SEN 28 Si4123 Si4122 SCLK SCLK SDATA SDATA ...
Page 29
... Pin Descriptions: Si4133-GM Pin Number Name Description 1 GNDR Common ground for RF analog circuitry 2 RFLD Pins for inductor connection to RF2 VCO 3 RFLC Pins for inductor connection to RF2 VCO 4 GNDR Common ground for RF analog circuitry 5 RFLB Pins for inductor connection to RF1 VCO 6 RFLA ...
Page 30
... Si4133 Table 14. Pin Descriptions for Si4133 Derivatives—QFN Pin Number Si4133 Si4123 Si4122 Si4113 GNDR GNDR GNDR GNDR RFLD GNDR RFLD RFLD RFLC GNDR RFLC RFLC GNDR GNDR GNDR GNDR RFLB RFLB GNDR RFLB RFLA RFLA GNDR RFLA GNDR GNDR GNDR ...
Page 31
... Ordering Guide Ordering Part Number Si4133-D-GM Si4133-D-GT RF1/RF2/IF OUT, Lead Free, TSSOP Si4123-D-GM Si4123-D-GT Si4122-D-GM Si4122-D-GT Si4113-D-GM Si4113-D-GT Si4113-D-ZT1 Si4112-D-GM Si4112-D-GT 8. Si4133 Derivative Devices The Si4133 performs both IF and dual-band RF frequency synthesis. The Si4112, Si4113, Si4122, and the Si4123 are derivatives of this device. Table 15 outlines which synthesizers each derivative device features and the pins and registers that coincide with each synthesizer ...
Page 32
... Si4133 9. Package Outline: Si4133-GT Figure 19 illustrates the package details for the Si4133-GT. Table 16 lists the values for the dimensions shown in the illustration. 24 ddd bbb Figure 19. 24-Pin Thin Shrink Small Outline Package (TSSOP) Table 16. Package Diagram Dimensions See Detail G Millimeters Symbol ...
Page 33
... Package Outline: Si4133-GM Figure 20 illustrates the package details for the Si4133-GM. Table 17 lists the values for the dimensions shown in the illustration. Figure 20. 28-Pin Quad Flat No-Lead (QFN) Symbol Millimeters Min Nom A 0.80 0.85 A1 0.00 0.01 b 0.18 0. 5.00 BSC e 0.50 BSC D2 ...
Page 34
... Si4133 OCUMENT HANGE IST Revision 1.4 to Revision 1.5 "7.Ordering Guide" on page 31 updated. Changed MLP to QFN (same package, generic name) Revision 1.5 to Revision 1.6 Updated "7.Ordering Guide" on page 31. Revision 1.6 to Revision 1.61 Updated contact information. 34 Rev. 1.61 ...
Page 35
... N : OTES Rev. 1.61 Si4133 35 ...
Page 36
... Si4133 C I ONTACT NFORMATION Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032 Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request. The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. ...