MAX038CPP Maxim Integrated Products, MAX038CPP Datasheet - Page 13

IC GEN WAVEFORM HI-FREQ 20-DIP

MAX038CPP

Manufacturer Part Number
MAX038CPP
Description
IC GEN WAVEFORM HI-FREQ 20-DIP
Manufacturer
Maxim Integrated Products
Type
Waveform Generatorr
Datasheet

Specifications of MAX038CPP

Frequency
20MHz
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
45mA
Operating Temperature
0°C ~ 70°C
Package / Case
20-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Count
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX038CPP
Manufacturer:
HAR
Quantity:
8
Part Number:
MAX038CPP
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX038CPP+
Manufacturer:
AVX
Quantity:
10 000
Part Number:
MAX038CPP+
Manufacturer:
MAXIM
Quantity:
10
Figure 3. Phase-Locked Loop Using Internal Phase Detector
between 0µA and 500µA. It has a 50% duty cycle when
the MAX038 output and PDI are in phase-quadrature
(90° out of phase). The duty cycle approaches 100%
as the phase difference approaches 180° and con-
versely, approaches 0% as the phase difference
approaches 0°. The gain of the phase detector (K
can be expressed as:
where R
When the loop is in lock, the input signals to the phase
detector are in approximate phase quadrature, the duty
cycle is 50%, and the average current at PDO is 250µA
(the current sink of FADJ). This current is divided
between FADJ and R
and any difference current is developed across R
creating V
phase difference increases, PDO duty cycle increases,
the average current increases, and the voltage on R
(and V
decreases the oscillator frequency, reducing the phase
difference, thus maintaining phase lock. The higher
R
ence; in other words, the greater the loop gain, the less
the capture range. The current from PDO must also
CENTER
FREQUENCY
PD
PDO is a rectangular current-pulse train, alternating
C
PD
EXTERNAL OSC INPUT
is, the greater V
R
FADJ
D
PD
C
K
F
D
FADJ
= phase-detector gain-setting resistor.
R
= 0.318 x R
PD
) becomes more positive. This in turn
10
5
1
7
8
REF
DADJ
IIN
FADJ
COSC
GND GND
2
(both polarities). For example, as the
______________________________________________________________________________________
14
6
SYNC
PD
FADJ
MAX038
9
GND
16
DV+
PD
; 250µA always goes into FADJ
11
GND GND
17
High-Frequency Waveform Generator
+5V -5V
(volts/radian)
V+
18
is for a given phase differ-
20
V-
15
DGND
PDO
OUT
PDI
A0
A1
C1
1μF
C2
1μF
3
4
19
13
12
R
50Ω
OUT
[16]
OUTPUT
RF
PD
PD
D
)
,
charge C
loop bandwidth) is inversely proportional to C
The phase error (deviation from phase quadrature)
depends on the open-loop gain of the PLL and the ini-
tial frequency deviation of the oscillator from the exter-
nal signal source. The oscillator conversion gain (K
which, from equation [6] is:
The loop gain of the PLL system (K
where:
With a loop filter having a response F(s), the open-loop
transfer function, T(s), is:
Using linear feedback analysis techniques, the closed-
loop transfer characteristic, H(s), can be related to the
open-loop transfer function as follows:
The transient performance and the frequency response
of the PLL depends on the choice of the filter charac-
teristic, F(s).
When the MAX038 internal phase detector is not used,
PDI and PDO should be connected to GND.
External phase detectors may be used instead of the
internal phase detector. The external phase detector
shown in Figure 4 duplicates the action of the MAX038’s
internal phase detector, but the optional ÷N circuit can
be placed between the SYNC output and the phase
detector in applications requiring synchronizing to an
exact multiple of the external oscillator. The resistor net-
work consisting of R4, R5, and R6 sets the sync range,
while capacitor C4 sets the capture range. Note that
this type of phase detector (with or without the ÷N cir-
cuit) locks onto harmonics of the external oscillator as
well as the fundamental. With no external oscillator
input, this circuit can be unpredictable, depending on
the state of the external input DC level.
Figure 4 shows a frequency phase detector that locks
onto only the fundamental of the external oscillator.
With no external oscillator input, the output of the fre-
quency phase detector is a positive DC voltage, and
the oscillations are at the lowest frequency as set by
R4, R5, and R6.
K
K
K
K
K
T(s) = K
H(s) = T(s) ÷ [1+ T(s)]
O
O
V
D
O
= K
= detector gain
= Δω
= 0.2915 x ω
= oscillator gain.
PD
D
, so the rate at which V
D
x K
o
x K
÷ ΔV
O
O
FADJ
x F(s) ÷ s
o
(radians/sec)
External Phase Detectors
V
) is:
FADJ
[17]
[18]
[19]
[20]
[21]
changes (the
PD
.
o
) is:
13

Related parts for MAX038CPP