DAC8043GP Analog Devices Inc, DAC8043GP Datasheet - Page 10

• Manufacturer Part Number: DAC8043GP
• Description: IC DAC 12BIT MULTIPLY CMOS 8-DIP
• Manufacturer: Analog Devices Inc

Specifications of DAC8043GP

• Data Interface: Serial
• Rohs Status: RoHS non-compliant
• Settling Time: 250ns
• Number Of Bits: 12
• Number Of Converters: 1
• Voltage Supply Source: Single Supply
• Power Dissipation (max): 500µW
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Through Hole
• Package / Case: 8-DIP (0.300", 7.62mm)
• Resolution (bits): 12bit
• Input Channel Type: Serial
• Supply Voltage Range - Analog: 4.75V To 5.25V
• Supply Current: 500µA
• Digital Ic Case Style: DIP
• No. Of Pins: 8
• Number Of Channels: 1
• Resolution: 12b
• Conversion Rate: 366KSPS
• Interface Type: Serial (3-Wire)
• Single Supply Voltage (typ): 5V
• Dual Supply Voltage (typ): Not RequiredV
• Architecture: R-2R
• Power Supply Requirement: Single
• Output Type: Current
• Integral Nonlinearity Error: ±0.5LSB
• Single Supply Voltage (min): 4.75V
• Single Supply Voltage (max): 5.25V
• Dual Supply Voltage (min): Not RequiredV
• Dual Supply Voltage (max): Not RequiredV
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Through Hole
• Pin Count: 8
• Package Type: PDIP
• Lead Free Status / Rohs Status: Not Compliant

DAC8043
DIGITAL SECTION
The digital inputs of the DAC8043 (SRI, LD , and CLK) are TTL
compatible. The input voltage levels affect the amount of current
drawn from the supply; peak supply current occurs as the digital
input (V
Maintaining the digital input voltage levels as close as possible
to the V
consumption.
The digital inputs of the DAC8043 have been designed with
ESD resistance incorporated through careful layout and the
inclusion of input protection circuitry. Figure 11 shows the input
protection diodes and series resistor; this input structure is
duplicated on each digital input. High voltage static charges
applied to the inputs are shunted to the supply and ground rails
through forward biased diodes. These protection diodes were
designed to clamp the inputs to well below dangerous levels
during static discharge conditions.
GENERAL CIRCUIT INFORMATION
The DAC8043 is a 12-bit multiplying digital-to-analog
converter (DAC) with a very low temperature coefficient.
It contains an R-2R resistor ladder network, data input,
control logic, and two data registers.
DD
IN
) passes through the transition region (see Figure 6).
and GND supplies minimizes supply current
TL/TTL/CMOS
INPUTS
Figure 11. Digital Input Protection
CLK INPUT
V
DD
SRI
LD
t
DS
1
BIT 1 MSB
DATA LOADED MSB FIRST.
1
t
CH
t
DH
1
t
CL
Figure 12. Write Cycle Timing Diagram
2
BIT 2
INTO INPUT REGISTER
LOAD SERIAL DATA
Rev. E | Page 10 of 16
The digital circuitry forms an interface in which serial data
can be loaded under microprocessor control into a 12-bit shift
register and then transferred, in parallel, to the 12-bit DAC
register.
A simplified circuit of the DAC8043 is shown in Figure 13,
which has an inverted R-2R ladder network consisting of silicon-
chrome, highly stable (50 ppm/°C) thin-film resistors, and
twelve pairs of NMOS current-steering switches.
These switches steer binarily weighted currents into either I
or GND; this yields a constant current in each ladder leg, regardless
of digital input code. This constant current results in a constant
input resistance at V
any reference voltage or current, ac or dc, that is within the limits
stated in the Absolute Maximum Ratings section.
The twelve output current-steering NMOS FET switches are in
series with each R-2R resistor; they can introduce bit errors if all
are of the same R
the switch on resistance is binarily scaled so that the voltage drop
across each switch remains constant. If, for example, Switch S1 of
Figure 13 was designed with an on resistance of 10 Ω, Switch S2 for
20 Ω, and so on, a constant 5 mV drop would be maintained across
each switch.
11
BIT 11
BIT 12 LSB
DATA INTO DAC REGISTER
ON
LOAD INPUT REGISTER’S
t
ASB
REF
resistance value. They were designed so that
equal to R. The V
t
LD
REF
input may be driven by
OUT