PRIXP425ABD Intel, PRIXP425ABD Datasheet - Page 39

no-image

PRIXP425ABD

Manufacturer Part Number
PRIXP425ABD
Description
Manufacturer
Intel
Datasheet

Specifications of PRIXP425ABD

Core Operating Frequency
533MHz
Package Type
BGA
Pin Count
492
Mounting
Surface Mount
Operating Temperature (max)
70C
Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PRIXP425ABD
Manufacturer:
NXP
Quantity:
660
Part Number:
PRIXP425ABD
Manufacturer:
INT31
Quantity:
2 112
Part Number:
PRIXP425ABD
Manufacturer:
INTEL
Quantity:
3 330
Part Number:
PRIXP425ABD
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
PRIXP425ABD
Manufacturer:
INTEL
Quantity:
11 635
Part Number:
PRIXP425ABDT
Manufacturer:
INTEL
Quantity:
455
Functional Signal Descriptions
Table 11.
June 2007
39
MII Interfaces (Sheet 2 of 2)
ETH_TXCLK1
ETH_TXDATA1[3:0]
ETH_TXEN1
ETH_RXCLK1
ETH_RXDATA1[3:0]
ETH_RXDV1
ETH_COL1
ETH_CRS1
††
Name
For a legend of the Type codes, see
For new designs, this signal should be pulled high with a 10-KΩ resistor when not being utilized in the system. No change is required to existing designs
that have this signal pulled low.
Power
or Sys
Reset
Reset
Z
Z
Z
Z
Z
Z
Z
Z
Reset
Post
VI
VI
VI
VI
VI
VI
0
0
Type
O
O
I
I
I
I
I
I
Table 5 on page
Externally supplied transmit clock.
Should be pulled high
Transmit data bus to PHY, asserted synchronously with respect to ETH_TXCLK1.
Indicates that the PHY is being presented with nibbles on the MII interface. Asserted synchronously, with
respect to ETH_TXCLK1, at the first nibble of the preamble, and remains asserted until all the nibbles of a
frame are presented.
Externally supplied receive clock.
Should be pulled high
Receive data bus from PHY, data sampled synchronously, with respect to ETH_RXCLK1.
Receive data valid, used to inform the MII interface that the Ethernet PHY is sending data.
Should be pulled high
Asserted by the PHY when a collision is detected by the PHY.
Asserted by the PHY when the transmit medium or receive medium are active. De-asserted when both the
transmit and receive medium are idle. Remains asserted throughout the duration of collision condition. PHY
asserts CRS asynchronously and de-asserts synchronously with respect to ETH_RXCLK1.
Should be pulled high
• 25 MHz for 100 Mbps operation
• 2.5 MHz for 10 Mbps
• 25 MHz for 100 Mbps operation
• 2.5 MHz for 10 Mbps
• Should be pulled high
• Should be pulled low through a 10-KΩ resistor when not being utilized in the system.
30.
††
††
††
††
through a 10-KΩ resistor when not being utilized in the system.
through a 10-KΩ resistor when not being utilized in the system.
through a 10-KΩ resistor when not being utilized in the system.
through a 10-KΩ resistor when not being utilized in the system.
††
through a 10-KΩ resistor when not being utilized in the system.
Intel
®
IXP45X and Intel
Description
®
IXP46X Product Line of Network Processors Datasheet
Document Number:
252479-007US

Related parts for PRIXP425ABD