GWIXP455BAC Intel, GWIXP455BAC Datasheet - Page 79

no-image

GWIXP455BAC

Manufacturer Part Number
GWIXP455BAC
Description
Manufacturer
Intel
Datasheet

Specifications of GWIXP455BAC

Core Operating Frequency
400MHz
Operating Supply Voltage (typ)
1.3/1.5/2.5/3.3V
Operating Supply Voltage (max)
1.575/2.7/3.465V
Operating Supply Voltage (min)
1.235/2.3/3.135V
Package Type
BGA
Pin Count
544
Mounting
Surface Mount
Operating Temperature (max)
70C
Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Not Compliant
Package Information
Table 17.
Table 18.
May 2005
79
EX_BURST
EX_WAIT_N
NOTE: This table discusses all features supported on the Intel
† For a legend of the Type codes, see
RXDATA0
TXDATA0
NOTE: This table discusses all features supported on the Intel
† For a legend of the Type codes, see
Name
Name
processor, see
processor, see
Expansion Bus Interface (Sheet 4 of 4)
UART Interfaces (Sheet 1 of 2)
Power
Reset
Power
Reset
Table 1 on page
on
Table 1 on page
Z
Z
on
H
Z
Reset
Reset
V0
VI
VI
H
Table 10 on page
Table 10 on page
14.
14.
Software
Enables
Normal
Software
Enables
Reset
Normal
After
Until
Reset
VO
After
Until
VI
VI
H
Software
Enables
Software
Normal
Enables
Normal
After
46.
46.
VO/H
After
VO
VI
VI
®
®
IXP45X and Intel
IXP45X and Intel
Type
Type
TRI
O
I
I
UART serial data input to UART Pins.
Should be pulled high through a 10-KΩ resistor when not being utilized in the system.
UART serial data output. The TXD signal is set to the MARKING (logic 1) state upon a reset
operation.
For inbound transfers, this signal is used to signify that a burst operation is being requested to
occur.
Should be pulled high through a 10-KΩ resistor when not being utilized in the system.
Expansion bus IXP45X/IXP46X network processors wait. EX_WAIT_N is driven by the processors
when EX_SLAVE_CS_N is asserted. After the de-assertion of EX_SLAVE_CS_N, the IXP45X/
IXP46X network processors will stop driving this signal. A pull-up in the PAD IO is enabled all the
time to prevent this bus from floating or transitioning to VSS. This signal is used to hold off an
external master when the expansion interface cannot be accessed immediately. Most commonly
seen when a read access of the interface is occurring and the data has not been returned from the
internal peripheral unit to the expansion interface.
®
®
IXP46X Product Line of Network Processors. For details on feature support listed by
IXP46X Product Line of Network Processors. For details on feature support listed by
Intel
®
IXP45X and Intel
Description
®
Description
IXP46X Product Line of Network Processors Datasheet
Document Number:
306261-002

Related parts for GWIXP455BAC