HYB39S256800CTL-8 Infineon Technologies, HYB39S256800CTL-8 Datasheet - Page 8

no-image

HYB39S256800CTL-8

Manufacturer Part Number
HYB39S256800CTL-8
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of HYB39S256800CTL-8

Lead Free Status / Rohs Status
Not Compliant
Pin
DQM
LDQM
UDQM
V
V
V
V
INFINEON Technologies
DD
SS
DDQ
SSQ
Type
Input
Supply –
Supply –
Signal Polarity Function
Pulse
Active
High
The Data Input/Output mask places the DQ buffers in a
high impedance state when sampled high. In Read mode,
DQM has a latency of two clock cycles and controls the
output buffers like an output enable. In Write mode, DQM
has a latency of zero and operates as a word mask by
allowing input data to be written if it is low but blocks the
write operation if DQM is high.
One DQM input it present in x4 and x8 SDRAMs, LDQM
and UDQM controls the lower and upper bytes in x16
SDRAMs.
Power and ground for the input buffers and the core logic.
Isolated power supply and ground for the output buffers to
provide improved noise immunity.
8
HYB39S256400/800/160CT(L)
256MBit Synchronous DRAM
8.00

Related parts for HYB39S256800CTL-8