ATF1508ASL-20AC100 Atmel, ATF1508ASL-20AC100 Datasheet
ATF1508ASL-20AC100
Specifications of ATF1508ASL-20AC100
Available stocks
Related parts for ATF1508ASL-20AC100
ATF1508ASL-20AC100 Summary of contents
Page 1
... Pull-up Option on JTAG Pins TMS and TDI • Advanced Power Management Features – Edge-controlled Power-down “L” – Individual Macrocell Power Option – Disable ITD on Global Clocks, Inputs and I/O for “Z” Parts High- performance EE PLD ATF1508AS ATF1508ASL Rev. 0784P–PLD–7/05 1 ...
Page 2
PLCC Top View I/O/PD1 12 VCCIO 13 I/O/TDI 14 I/O 15 I/O 16 I/O 17 I/O 18 GND 19 I/O 20 I/O 21 I/O 22 I/O/TMS 23 I/O 24 I/O 25 VCCIO 26 I/O 27 I/O 28 I/O 29 ...
Page 3
Block Diagram 0784P–PLD–7/05 16 ATF1508AS(L) 3 ...
Page 4
... Description The ATF1508AS is a high-performance, high-density complex programmable logic device (CPLD) that utilizes Atmel’s proven electrically-erasable technology. With 128 logic macrocells and up to 100 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs. The ATF1508AS’s enhanced routing switch matrices increase usable gate count and increase odds of successful pin-locked design modifications ...
Page 5
Flip-flop The ATF1508AS’s flip-flop has very flexible data and control functions. The data input can come from either the XOR gate, from a separate product term or directly from the I/O pin. Selecting the separate product term allows creation of ...
Page 6
Figure 1. ATF1508AS Macrocell Programmable The ATF1508AS offers the option of programming all input and I/O pins so that “pin-keeper” circuits can be utilized. When any pin is driven high or low and then subsequently left floating, Pin-keeper it will ...
Page 7
Speed/Power The ATF1508AS has several built-in speed and power management features. The ATF1508AS contains circuitry that automatically puts the device into a low-power stand-by Management mode when no logic transitions are occurring. This not only reduces power consumption dur- ing ...
Page 8
... Large. During the fitting process users may configure the device with the Power-up Reset hys- teresis set to Large or Small. Atmel POF2JED users may select the Large option by including the flag “-power_reset” on the command line after “filename.POF”. To allow the registers to be ...
Page 9
... Control signals are generated internally by the JTAG TAP controller. The BSC configuration for the input and I/O pins and macrocells are shown below. 0784P–PLD–7/05 For more information refer to the “Designing for In-System Programmability with Atmel CPLDs” application note. ATF1508AS(L) 9 ...
Page 10
... Note: BSC Configuration for Macrocell Boundary Scan These are now available in all package types via the Atmel Web Site. These models can be used for Boundary-scan Test Operation in the ATF1508AS and have been scheduled to con- Definition form to the IEEE 1149.1 standard. Language ...
Page 11
PCI Compliance The ATF1508AS also supports the growing need in the industry to support the new Peripheral Component Interconnect (PCI) interface standard in PCI-based designs and specifications. The PCI interface calls for high current drivers, which are much larger than ...
Page 12
PCI DC Characteristics Symbol Parameter V Supply Voltage CC V Input High Voltage IH V Input Low Voltage IL I Input High Leakage Current IH I Input Low Leakage Current IL V Output High Voltage OH V Output Low Voltage ...
Page 13
Power-down The ATF1508AS includes two pins for optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin. When the PD1 and PD2 pin is high, Mode the device supply current is reduced to ...
Page 14
DC and AC Operating Conditions Operating Temperature (Ambient (5V) Power Supply CCINT CCIO V (3.3V) Power Supply CCIO (1) DC Characteristics Symbol Parameter I Input or I/O Low IL Leakage Current I Input or I/O High IH ...
Page 15
Pin Capacitance I/O Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. The OGI pin (high-voltage pin during programming) has a maximum capacitance of 12 pF. Timing ...
Page 16
SUPPLY CURRENT VS. SUPPLY VOLTAGE (T = 25° 250.0 200.0 STANDARD POWER 150.0 REDUCED POWER MODE 100.0 50.0 4.50 4.75 5.00 V (V) CC SUPPLY CURRENT VS. SUPPLY VOLTAGE LOW-POWER ("L") VERSION (T = 25°C, F ...
Page 17
OUTPUT SOURCE CURRENT VS. SUPPLY VOLTAGE (V CC -10 -30 -50 -70 -90 -110 0.0 0.5 1.0 1.5 2.0 2.5 3.0 OUTPUT VOLTAGE (V) INPUT CURRENT VS. INPUT VOLTAGE ( -10 ...
Page 18
NORMALIZED TSU VS. TEMPERATURE (V CC 1.20 1.10 1.00 0.90 0.80 -40 0 TEMPERATURE (C) ATF1508AS( 5.0V 0784P–PLD–7/05 ...
Page 19
AC Characteristics Symbol Parameter t Input or Feedback to PD1 Non-registered Output t I/O Input or Feedback to PD2 Non-registered Feedback t Global Clock Setup Time SU t Global Clock Hold Time H t Global Clock Setup Time of ...
Page 20
AC Characteristics (Continued) Symbol Parameter t Output Buffer and Pad Delay OD2 (Slow slew rate = OFF 3.3V pF) CCIO L t Output Buffer and Pad Delay OD3 (Slow slew rate = ON ...
Page 21
ATF1508AS Dedicated Pinouts Dedicated Pin 84-lead J-lead INPUT/OE2/GCLK2 INPUT/GCLR INPUT/OE1 INPUT/GCLK1 I/O /GCLK3 I (1, 2) I/O / TDI(JTAG) I/O / TMS(JTAG) I/O / TCK(JTAG) I/O / TDO(JTAG) GND 7,19,32,42, 47,59,72,82 VCCINT VCCIO 13,26,38, N SIGNAL ...
Page 22
ATF1508AS I/O Pinouts 84-lead 100-lead MC PLB J-lead PQFP 1 A – – – PD1 4 A – – – – ...
Page 23
ATF1508AS I/O Pinouts (Continued) 84-lead 100-lead MC PLB J-lead PQFP 66 E – – PD2 68 E – – – – – ...
Page 24
Ordering Information ATF1508AS Standard Package Options CO1 MAX (ns) (ns) (MHz) 7.5 4.5 166 125 10 5 125 15 5 100 15 8 100 Notes: 1. The last time buy is Sept. 30, 2005 ...
Page 25
... The last time buy is Sept. 30, 2005 for shaded parts. Using “C” Product for Industrial To use commercial product for Industrial temperature ranges, down-grade one speed grade from the “I” to the “C” device (7 ns “C” “I”) and de-rate power by 30%. ATF1508ASL Green Package Options (Pb/Halide-free/RoHS Compliant ...
Page 26
Package Information 84J – PLCC 1.14(0.045) X 45˚ 0.51(0.020)MAX 45˚ MAX (3X) Notes: 1. This package conforms to JEDEC reference MS-018, Variation AF. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) ...
Page 27
PQFP PIN 1 ID PIN 0º~7º C 2325 Orchard Parkway San Jose, CA 95131 R 0784P–PLD–7/ TITLE 100Q1, 100-lead Body, 3.2 mm Footprint, 0.65 ...
Page 28
TQFP PIN 1 PIN 1 IDENTIFIER e C 0˚~7˚ L Notes: 1. This package conforms to JEDEC reference MS-026, Variation AED. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. ...
Page 29
PQFP D1 E1 Top View Side View Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-022, Variation DD-1, for additional information determined at seating plane. 3. Regardless ...
Page 30
... Revision History Revision 0784P 0784O ATF1508AS(L) 30 Comments Green package options added. The ATF1508ASL-25 commercial speed offering was obsoleted in 2002 and replaced by the ATF1508ASL-20 commercial speed grade. 0784P–PLD–7/05 ...
Page 31
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...