EPM7064SLI44-7N Altera, EPM7064SLI44-7N Datasheet - Page 33

IC MAX 7000 CPLD 64 44-PLCC

EPM7064SLI44-7N

Manufacturer Part Number
EPM7064SLI44-7N
Description
IC MAX 7000 CPLD 64 44-PLCC
Manufacturer
Altera
Series
MAX® 7000r
Datasheet

Specifications of EPM7064SLI44-7N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
4.5 V ~ 5.5 V
Number Of Logic Elements/blocks
4
Number Of Macrocells
64
Number Of Gates
1250
Number Of I /o
36
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
44-PLCC
Voltage
5V
Memory Type
EEPROM
Number Of Logic Elements/cells
4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
544-2017
EPM7064SLI44-7N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7064SLI44-7N
Manufacturer:
Alter
Quantity:
93
Part Number:
EPM7064SLI44-7N
Manufacturer:
ALTERA21
Quantity:
197
Part Number:
EPM7064SLI44-7N
Manufacturer:
ALTERA
Quantity:
2 528
Part Number:
EPM7064SLI44-7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM7064SLI44-7N
Manufacturer:
NEC
Quantity:
41
Part Number:
EPM7064SLI44-7N
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EPM7064SLI44-7N
Manufacturer:
ALTERA
0
Part Number:
EPM7064SLI44-7N
Manufacturer:
ALTERA
Quantity:
62
Price:
1.00 USD
Altera Corporation
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
f
t
f
f
PD1
PD2
SU
H
FSU
FH
CO1
CH
CL
ASU
AH
ACO1
ACH
ACL
CPPW
ODH
CNT
CNT
ACNT
ACNT
MAX
Table 21. MAX 7000 & MAX 7000E External Timing Parameters
Input to non-registered output
I/O input to non-registered output
Global clock setup time
Global clock hold time
Global clock setup time of fast input
Global clock hold time of fast input
Global clock to output delay
Global clock high time
Global clock low time
Array clock setup time
Array clock hold time
Array clock to output delay
Array clock high time
Array clock low time
Minimum pulse width for clear and
preset
Output data hold time after clock
Minimum global clock period
Maximum internal global clock
frequency
Minimum array clock period
Maximum internal array clock
frequency
Maximum clock frequency
Parameter
(2)
(2)
(3)
(5)
(5)
(6)
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
Conditions
MAX 7000 Programmable Logic Device Family Data Sheet
(4)
MAX 7000E (-10P) MAX 7000 (-10)
100.0
100.0
125.0
Min
7.0
0.0
3.0
0.5
4.0
4.0
2.0
3.0
4.0
4.0
4.0
1.0
Note (1)
Speed Grade
Max
10.0
10.0
10.0
10.0
10.0
5.0
MAX 7000E (-10)
100.0
100.0
125.0
Min
8.0
0.0
3.0
0.5
4.0
4.0
3.0
3.0
4.0
4.0
4.0
1.0
Max
10.0
10.0
10.0
10.0
10.0
5
Unit
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
33

Related parts for EPM7064SLI44-7N