XC9572XL-10TQG100I Xilinx Inc, XC9572XL-10TQG100I Datasheet - Page 13

IC CPLD 1.6K 72MCELL 100-TQFP

XC9572XL-10TQG100I

Manufacturer Part Number
XC9572XL-10TQG100I
Description
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer
Xilinx Inc
Series
XC9500XLr

Specifications of XC9572XL-10TQG100I

Programmable Type
In System Programmable (min 10K program/erase cycles)
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
4
Number Of Macrocells
72
Number Of Gates
1600
Number Of I /o
72
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Voltage
3.3V
Memory Type
FLASH
For Use With
122-1512 - KIT DESIGN CPLD W/BATT HOLDER
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Number Of Logic Elements/cells
-
Other names
122-1387

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC9572XL-10TQG100I
Manufacturer:
LATTICE
Quantity:
1 560
Part Number:
XC9572XL-10TQG100I
Manufacturer:
Xilinx Inc
Quantity:
1 954
Part Number:
XC9572XL-10TQG100I
Manufacturer:
XILINX
Quantity:
110
Part Number:
XC9572XL-10TQG100I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC9572XL-10TQG100I
Manufacturer:
XILINX
0
Part Number:
XC9572XL-10TQG100I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC9572XL-10TQG100I
0
Part Number:
XC9572XL-10TQG100I TQFP100
Manufacturer:
XILINX
0
The XC9500XL architecture provides for superior pin-lock-
ing characteristics with a combination of large number of
routing switches in the FastCONNECT II switch matrix, a
54-wide input Function Block, and flexible, bidirectional
product term allocation within each macrocell. These fea-
tures address design changes that require adding or chang-
ing internal routing, including additional signals into existing
equations, or increasing equation complexity, respectively.
In-System Programming
WARNING: Programming temperature range of
T
One or more XC9500XL devices can be daisy chained
together and programmed in-system via a standard 4-pin
JTAG protocol, as shown in
ming offers quick and efficient design iterations and elimi-
nates package handling. The Xilinx development system
provides the programming data sequence using a Xilinx
DS054 (v2.5) May 22, 2009
Product Specification
A
PIN
= 0° C to +70° C
0
V
CCIO
1.5V
Voltage
Output
Set to PIN
during valid user
operation
0
R
Figure 13: Bus-Hold Logic
Standard
Figure 12: Output Slew-Rate Control For (a) Rising and (b) Falling Outputs
T
SLEW
Drive to
V
Figure
CCIO
(a)
Level
14. In-system program-
Slew-Rate Limited
R
BH
DS054_13_042101
I/O
www.xilinx.com
Time
For extensive design changes requiring higher logic capac-
ity than is available in the initially chosen device, the new
design may be able to fit into a larger pin-compatible device
using the same pin assignments. The same board may be
used with a higher density device without the expense of
board rework.
download cable, a third-party JTAG development system,
JTAG-compatible board tester, or a simple microprocessor
interface that emulates the JTAG instruction sequence.
All I/Os are 3-stated and pulled high by the bus-hold cir-
cuitry during in-system programming. If a particular signal
must remain low during this time, then a pull-down resistor
may be added to the pin.
External Programming
XC9500XL devices can also be programmed by the Xilinx
HW-130 device programmer as well as third-party program-
mers. This provides the added flexibility of using pre-pro-
grammed devices during manufacturing, with an in-system
programmable option for future enhancements and design
changes.
Reliability and Endurance
All XC9500XL CPLDs provide a minimum endurance level
of 10,000 in-system program/erase cycles and a minimum
data retention of 20 years. Each device meets all functional,
performance, and data retention specifications within this
endurance limit.
IEEE Std 1149.1 Boundary-Scan (JTAG)
XC9500XL devices fully support IEEE Std 1149.1 bound-
ary-scan (JTAG). EXTEST, SAMPLE/PRELOAD, BYPASS,
USERCODE, INTEST, IDCODE, HIGHZ and CLAMP
XC9500XL High-Performance CPLD Family Data Sheet
1.5V
Voltage
Output
0
T
SLEW
Standard
Slew-Rate Limited
(b)
DS054_12_042101
Time
13

Related parts for XC9572XL-10TQG100I