EP1K10QC208-3 Altera, EP1K10QC208-3 Datasheet - Page 25

IC ACEX 1K FPGA 10K 208-PQFP

EP1K10QC208-3

Manufacturer Part Number
EP1K10QC208-3
Description
IC ACEX 1K FPGA 10K 208-PQFP
Manufacturer
Altera
Series
ACEX-1K®r
Datasheet

Specifications of EP1K10QC208-3

Number Of Logic Elements/cells
576
Number Of Labs/clbs
72
Total Ram Bits
12288
Number Of I /o
120
Number Of Gates
56000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
208-MQFP, 208-PQFP
No. Of I/o's
120
Operating Temperature Range
0°C To +70°C
Logic Case Style
QFP
No. Of Pins
208
Peak Reflow Compatible (260 C)
No
No. Of Macrocells
576
Rohs Compliant
No
Clock Management
PLL
Leaded Process Compatible
No
No. Of Gates
10000
No. Of Logic Blocks
72
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1090

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1K10QC208-3
Manufacturer:
ALTERA
Quantity:
509
Part Number:
EP1K10QC208-3
Manufacturer:
ALTERA
Quantity:
996
Part Number:
EP1K10QC208-3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K10QC208-3
Manufacturer:
ALTERA
0
Part Number:
EP1K10QC208-3
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1K10QC208-3N
Manufacturer:
ALTERA20
Quantity:
288
Part Number:
EP1K10QC208-3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K10QC208-3N
Manufacturer:
ALTERA
0
Part Number:
EP1K10QC208-3N
Manufacturer:
ALTERA3O
Quantity:
9 784
ACEX 1K Programmable Logic Device Family Data Sheet
Asynchronous Clear
The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this
mode, the preset signal is tied to VCC to deactivate it.
Asynchronous Preset
An asynchronous preset is implemented as an asynchronous load, or with
an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1
asynchronously loads a one into the register. Alternatively, the Altera
software can provide preset control by using the clear and inverting the
register’s input and output. Inversion control is available for the inputs to
both LEs and IOEs. Therefore, if a register is preset by only one of the two
LABCTRL signals, the DATA3 input is not needed and can be used for one
of the LE operating modes.
Asynchronous Preset & Clear
When implementing asynchronous clear and preset, LABCTRL1 controls
the preset, and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that
13
asserting LABCTRL1 asynchronously loads a one into the register,
effectively presetting the register. Asserting LABCTRL2 clears the register.
Asynchronous Load with Clear
When implementing an asynchronous load in conjunction with the clear,
LABCTRL1 implements the asynchronous load of DATA3 by controlling
the register preset and clear. LABCTRL2 implements the clear by
controlling the register clear; LABCTRL2 does not have to feed the preset
circuits.
Asynchronous Load with Preset
When implementing an asynchronous load in conjunction with preset, the
Altera software provides preset control by using the clear and inverting
the input and output of the register. Asserting LABCTRL2 presets the
register, while asserting LABCTRL1 loads the register. The Altera software
inverts the signal that drives DATA3 to account for the inversion of the
register’s output.
Asynchronous Load without Preset or Clear
When implementing an asynchronous load without preset or clear,
LABCTRL1 implements the asynchronous load of DATA3 by controlling
the register preset and clear.
Altera Corporation
25

Related parts for EP1K10QC208-3