EP1C6T144C8 Altera, EP1C6T144C8 Datasheet - Page 10

IC CYCLONE FPGA 5980 LE 144-TQFP

EP1C6T144C8

Manufacturer Part Number
EP1C6T144C8
Description
IC CYCLONE FPGA 5980 LE 144-TQFP
Manufacturer
Altera
Series
Cyclone®r
Datasheet

Specifications of EP1C6T144C8

Number Of Logic Elements/cells
5980
Number Of Labs/clbs
598
Total Ram Bits
92160
Number Of I /o
98
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-TQFP, 144-VQFP
Family Name
Cyclone®
Number Of Logic Blocks/elements
5980
# I/os (max)
98
Frequency (max)
275.03MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
5980
Ram Bits
92160
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
144
Package Type
TQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1058

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C6T144C8
Manufacturer:
ALTERA
Quantity:
7
Part Number:
EP1C6T144C8
Manufacturer:
ALTERA
Quantity:
85
Part Number:
EP1C6T144C8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C6T144C8
Manufacturer:
ALTERA
0
Part Number:
EP1C6T144C8
Manufacturer:
ALTERA
Quantity:
500
Part Number:
EP1C6T144C8C
Manufacturer:
ALTERA
0
Part Number:
EP1C6T144C8L
Manufacturer:
ALTERA
0
Part Number:
EP1C6T144C8N
Manufacturer:
RAIO
Quantity:
5 600
Part Number:
EP1C6T144C8N
Manufacturer:
ALTERA
Quantity:
586
Part Number:
EP1C6T144C8N
Manufacturer:
ALTERA
Quantity:
1 512
Part Number:
EP1C6T144C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1C6T144C8N
Manufacturer:
ALTERA73
Quantity:
11 320
Part Number:
EP1C6T144C8N
0
Part Number:
EP1C6T144C8NNY
Manufacturer:
ALTERA
Quantity:
20 000
Cyclone Device Handbook, Volume 1
Figure 2–3. Direct Link Connection
2–4
Preliminary
Direct link interconnect from
block, PLL, or IOE output
left LAB, M4K memory
interconnect
Direct link
to left
Interconnect
performance and flexibility. Each LE can drive 30 other LEs through fast
local and direct link interconnects.
connection.
LAB Control Signals
Each LAB contains dedicated logic for driving control signals to its LEs.
The control signals include two clocks, two clock enables, two
asynchronous clears, synchronous clear, asynchronous preset/load,
synchronous load, and add/subtract control signals. This gives a
maximum of 10 control signals at a time. Although synchronous load and
clear signals are generally used when implementing counters, they can
also be used with other functions.
Each LAB can use two clocks and two clock enable signals. Each LAB's
clock and clock enable signals are linked. For example, any LE in a
particular LAB using the labclk1 signal will also use labclkena1. If
the LAB uses both the rising and falling edges of a clock, it also uses both
LAB-wide clock signals. Deasserting the clock enable signal will turn off
the LAB-wide clock.
Each LAB can use two asynchronous clear signals and an asynchronous
load/preset signal. The asynchronous load acts as a preset when the
asynchronous load data input is tied high.
Local
Figure 2–3
LAB
Direct link
interconnect
to right
Direct link interconnect from
right LAB, M4K memory
block, PLL, or IOE output
shows the direct link
Altera Corporation
May 2008

Related parts for EP1C6T144C8