EP1K30QC208-3N Altera, EP1K30QC208-3N Datasheet - Page 42

IC ACEX 1K FPGA 30K 208-PQFP

EP1K30QC208-3N

Manufacturer Part Number
EP1K30QC208-3N
Description
IC ACEX 1K FPGA 30K 208-PQFP
Manufacturer
Altera
Series
ACEX-1K®r
Datasheet

Specifications of EP1K30QC208-3N

Number Of Logic Elements/cells
1728
Number Of Labs/clbs
216
Total Ram Bits
24576
Number Of I /o
147
Number Of Gates
119000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Family Name
ACEX™ 1K
Number Of Usable Gates
30000
Number Of Logic Blocks/elements
1728
# I/os (max)
147
Frequency (max)
200MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
2.5V
Logic Cells
1728
Ram Bits
24576
Device System Gates
119000
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (max)
2.625V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
208
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-1836
EP1K30QC208-3N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1K30QC208-3N
Manufacturer:
ALTERA42
Quantity:
4 571
Part Number:
EP1K30QC208-3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K30QC208-3N
Manufacturer:
ALTERA
Quantity:
24
Part Number:
EP1K30QC208-3N
Manufacturer:
ALTERA
0
Part Number:
EP1K30QC208-3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1K30QC208-3N
Manufacturer:
ALTERA
Quantity:
17 002
Company:
Part Number:
EP1K30QC208-3N
Quantity:
1 300
Part Number:
EP1K30QC208-3NQ
Manufacturer:
ALTERA
0
ACEX 1K Programmable Logic Device Family Data Sheet
IEEE Std.
1149.1 (JTAG)
Boundary-Scan
Support
42
SAMPLE/PRELOAD
EXTEST
BYPASS
USERCODE
IDCODE
ICR Instructions
Table 14. ACEX 1K JTAG Instructions
JTAG Instruction
Allows a snapshot of signals at the device pins to be captured and examined during
normal device operation and permits an initial data pattern to be output at the device
pins.
Allows the external circuitry and board-level interconnections to be tested by forcing a
test pattern at the output pins and capturing test results at the input pins.
Places the 1-bit bypass register between the TDI and TDO pins, allowing the BST data
to pass synchronously through a selected device to adjacent devices during normal
operation.
Selects the user electronic signature (USERCODE) register and places it between the
TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.
Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE
to be serially shifted out of TDO.
These instructions are used when configuring an ACEX 1K device via JTAG ports using
a MasterBlaster, ByteBlasterMV, or BitBlaster download cable, or a Jam File (.jam) or
Jam Byte-Code File (.jbc) via an embedded processor.
All ACEX 1K devices provide JTAG BST circuitry that complies with the
IEEE Std. 1149.1-1990 specification. ACEX 1K devices can also be
configured using the JTAG pins through the ByteBlasterMV or BitBlaster
download cable, or via hardware that uses the Jam
Programming Language (STAPL), JEDEC standard JESD-71. JTAG
boundary-scan testing can be performed before or after configuration, but
not during configuration. ACEX 1K devices support the JTAG
instructions shown in
The instruction register length of ACEX 1K devices is 10 bits. The
USERCODE register length in ACEX 1K devices is 32 bits; 7 bits are
determined by the user, and 25 bits are pre-determined.
show the boundary-scan register length and device IDCODE information
for ACEX 1K devices.
Table 15. ACEX 1K Boundary-Scan Register Length
EP1K10
EP1K30
EP1K50
EP1K100
Device
Table
14.
Description
Boundary-Scan Register Length
1,050
TM
438
690
798
Standard Test and
Altera Corporation
Tables 15
and
16

Related parts for EP1K30QC208-3N