EP2C8Q208C8N Altera, EP2C8Q208C8N Datasheet - Page 46
![IC CYCLONE II FPGA 8K 208-PQFP](/photos/6/70/67062/544-208-pqfp_sml.jpg)
EP2C8Q208C8N
Manufacturer Part Number
EP2C8Q208C8N
Description
IC CYCLONE II FPGA 8K 208-PQFP
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C8Q208C8N
Number Of Logic Elements/cells
8256
Number Of Labs/clbs
516
Total Ram Bits
165888
Number Of I /o
138
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Family Name
Cyclone® II
Number Of Logic Blocks/elements
8256
# I/os (max)
138
Frequency (max)
402.58MHz
Process Technology
90nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
8256
Ram Bits
165888
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
208
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1671
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C8Q208C8N
Manufacturer:
ALTERA
Quantity:
8
Company:
Part Number:
EP2C8Q208C8N
Manufacturer:
ALTERA
Quantity:
853
Embedded Multipliers
Figure 2–18. Multiplier Block Architecture
Note to
(1)
2–34
Cyclone II Device Handbook, Volume 1
If necessary, these signals can be registered once to match the data signal path.
Figure
2–18:
Data A
Data B
Each multiplier operand can be a unique signed or unsigned number.
Two signals, signa and signb, control the representation of each
operand respectively. A logic 1 value on the signa signal indicates that
data A is a signed number while a logic 0 value indicates an unsigned
number.
various operand sign representations. The result of the multiplication is
signed if any one of the operands is a signed value.
Unsigned
Unsigned
Signed
Signed
Table 2–11. Multiplier Sign Representation
Data A (signa Value)
ENA
ENA
D
D
CLRN
CLRN
signa (1)
signb (1)
clock
Q
Q
Table 2–11
ena
aclr
Register
Input
shows the sign of the multiplication result for the
Embedded Multiplier Block
Unsigned
Signed
Unsigned
Signed
Data B (signb Value)
ENA
D
CLRN
Register
Output
Q
Unsigned
Signed
Signed
Signed
Data Out
Altera Corporation
Result
February 2007