EP1C4F324C8 Altera, EP1C4F324C8 Datasheet - Page 34

IC CYCLONE FPGA 4K LE 324-FBGA

EP1C4F324C8

Manufacturer Part Number
EP1C4F324C8
Description
IC CYCLONE FPGA 4K LE 324-FBGA
Manufacturer
Altera
Series
Cyclone®r
Datasheet

Specifications of EP1C4F324C8

Number Of Logic Elements/cells
4000
Number Of Labs/clbs
400
Total Ram Bits
78336
Number Of I /o
249
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
324-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1044

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C4F324C8
Manufacturer:
ALTERA
Quantity:
591
Part Number:
EP1C4F324C8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C4F324C8
Manufacturer:
ALTERA
0
Part Number:
EP1C4F324C8
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1C4F324C8
Manufacturer:
ALTERA11
Quantity:
7 060
Part Number:
EP1C4F324C8L
Manufacturer:
ALTERA
0
Part Number:
EP1C4F324C8N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP1C4F324C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C4F324C8N
Manufacturer:
ALTERA
Quantity:
1 000
Part Number:
EP1C4F324C8N
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP1C4F324C8N
Manufacturer:
ALTERA
Quantity:
6 879
Part Number:
EP1C4F324C8N
0
Company:
Part Number:
EP1C4F324C8N
Quantity:
4 000
Cyclone Device Handbook, Volume 1
Figure 2–20. Read/Write Clock Mode in Simple Dual-Port Mode
Notes to
(1)
(2)
2–28
Preliminary
wraddress[ ]
address[ ]
byteena[ ]
wrclken
wrclock
rdclken
rdclock
All registers shown except the rden register have asynchronous clear ports.
Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both
read and write operations.
data[ ]
wren
rden
Figure
6 LAB Row
Clocks
6
2–20:
Read/Write Clock Mode
The M4K memory blocks implement read/write clock mode for simple
dual-port memory. You can use up to two clocks in this mode. The write
clock controls the block's data inputs, wraddress, and wren. The read
clock controls the data output, rdaddress, and rden. The memory
blocks support independent clock enables for each clock and
asynchronous clear signals for the read- and write-side registers.
Figure 2–20
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
shows a memory block in read/write clock mode.
Q
Q
Q
Q
Q
Q
Generator
Pulse
Write
Data In
Read Address
Write Address
Byte Enable
Read Enable
Write Enable
Notes
Memory Block
1,024 × 4
2,048 × 2
4,096 × 1
Data Out
256 × 16
512 × 8
(1),
(2)
D
ENA
Q
Altera Corporation
To MultiTrack
Interconnect
May 2008

Related parts for EP1C4F324C8