EP1K30FC256-3N Altera, EP1K30FC256-3N Datasheet - Page 28

IC ACEX 1K FPGA 30K 256-FBGA

EP1K30FC256-3N

Manufacturer Part Number
EP1K30FC256-3N
Description
IC ACEX 1K FPGA 30K 256-FBGA
Manufacturer
Altera
Series
ACEX-1K®r
Datasheet

Specifications of EP1K30FC256-3N

Number Of Logic Elements/cells
1728
Number Of Labs/clbs
216
Total Ram Bits
24576
Number Of I /o
171
Number Of Gates
119000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-1832
EP1K30FC256-3N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1K30FC256-3N
Manufacturer:
ALTERA
Quantity:
329
Part Number:
EP1K30FC256-3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K30FC256-3N
Manufacturer:
ALTERA
0
Part Number:
EP1K30FC256-3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
ACEX 1K Programmable Logic Device Family Data Sheet
28
For improved routing, the row interconnect consists of a combination of
full-length and half-length channels. The full-length channels connect to
all LABs in a row; the half-length channels connect to the LABs in half of
the row. The EAB can be driven by the half-length channels in the left half
of the row and by the full-length channels. The EAB drives out to the full-
length channels. In addition to providing a predictable, row-wide
interconnect, this architecture provides increased routing resources. Two
neighboring LABs can be connected using a half-row channel, thereby
saving the other half of the channel for the other half of the row.
Table 6
resources available in each ACEX 1K device.
In addition to general-purpose I/O pins, ACEX 1K devices have six
dedicated input pins that provide low-skew signal distribution across the
device. These six inputs can be used for global clock, clear, preset, and
peripheral output-enable and clock-enable control signals. These signals
are available as control signals for all LABs and IOEs in the device. The
dedicated inputs can also be used as general-purpose data inputs because
they can feed the local interconnect of each LAB in the device.
Figure 14
row, column, and local interconnects, as well as the associated cascade
and carry chains. Each LAB is labeled according to its location: a letter
represents the row and a number represents the column. For example,
LAB B3 is in row B, column 3.
EP1K10
EP1K30
EP1K50
EP1K100
Table 6. ACEX 1K FastTrack Interconnect Resources
Device
summarizes the FastTrack Interconnect routing structure
shows the interconnection of adjacent LABs and EABs, with
Rows
10
12
3
6
Channels per
Row
144
216
216
312
Columns
24
36
36
52
Altera Corporation
Channels per
Column
24
24
24
24

Related parts for EP1K30FC256-3N