EP1C4F400C8N Altera, EP1C4F400C8N Datasheet - Page 10

IC CYCLONE FPGA 4K LE 400-FBGA

EP1C4F400C8N

Manufacturer Part Number
EP1C4F400C8N
Description
IC CYCLONE FPGA 4K LE 400-FBGA
Manufacturer
Altera
Series
Cyclone®r
Datasheet

Specifications of EP1C4F400C8N

Number Of Logic Elements/cells
4000
Number Of Labs/clbs
400
Total Ram Bits
78336
Number Of I /o
301
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
400-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1806
EP1C4F400C8N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C4F400C8N
Manufacturer:
CYCLONE
Quantity:
5 510
Part Number:
EP1C4F400C8N
Manufacturer:
ALTERA
Quantity:
104
Part Number:
EP1C4F400C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C4F400C8N
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP1C4F400C8N
Manufacturer:
ALTERA
Quantity:
1 000
Part Number:
EP1C4F400C8N
Manufacturer:
ALTERA
0
Part Number:
EP1C4F400C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1C4F400C8N
Manufacturer:
ALTERA
Quantity:
3 301
Part Number:
EP1C4F400C8N
Quantity:
56
Part Number:
EP1C4F400C8N
0
Company:
Part Number:
EP1C4F400C8N
Quantity:
6 000
Company:
Part Number:
EP1C4F400C8N
Quantity:
3 000
Part Number:
EP1C4F400C8NAA
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1C4F400C8NAB
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1C4F400C8NAC
Manufacturer:
ALTERA
0
Cyclone Device Handbook, Volume 1
Figure 2–3. Direct Link Connection
2–4
Preliminary
Direct link interconnect from
block, PLL, or IOE output
left LAB, M4K memory
interconnect
Direct link
to left
Interconnect
performance and flexibility. Each LE can drive 30 other LEs through fast
local and direct link interconnects.
connection.
LAB Control Signals
Each LAB contains dedicated logic for driving control signals to its LEs.
The control signals include two clocks, two clock enables, two
asynchronous clears, synchronous clear, asynchronous preset/load,
synchronous load, and add/subtract control signals. This gives a
maximum of 10 control signals at a time. Although synchronous load and
clear signals are generally used when implementing counters, they can
also be used with other functions.
Each LAB can use two clocks and two clock enable signals. Each LAB's
clock and clock enable signals are linked. For example, any LE in a
particular LAB using the labclk1 signal will also use labclkena1. If
the LAB uses both the rising and falling edges of a clock, it also uses both
LAB-wide clock signals. Deasserting the clock enable signal will turn off
the LAB-wide clock.
Each LAB can use two asynchronous clear signals and an asynchronous
load/preset signal. The asynchronous load acts as a preset when the
asynchronous load data input is tied high.
Local
Figure 2–3
LAB
Direct link
interconnect
to right
Direct link interconnect from
right LAB, M4K memory
block, PLL, or IOE output
shows the direct link
Altera Corporation
May 2008

Related parts for EP1C4F400C8N