EPF6016TC144-3N Altera, EPF6016TC144-3N Datasheet - Page 29
![IC FLEX 6000 FPGA 16K 144-TQFP](/photos/6/70/67061/544-144-tqfp_sml.jpg)
EPF6016TC144-3N
Manufacturer Part Number
EPF6016TC144-3N
Description
IC FLEX 6000 FPGA 16K 144-TQFP
Manufacturer
Altera
Series
FLEX 6000r
Datasheet
1.EPF6010ATC100-3N.pdf
(52 pages)
Specifications of EPF6016TC144-3N
Number Of Logic Elements/cells
1320
Number Of Labs/clbs
132
Number Of I /o
117
Number Of Gates
16000
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-TQFP, 144-VQFP
Family Name
FLEX 6000
Number Of Usable Gates
16000
Number Of Logic Blocks/elements
1320
# I/os (max)
117
Frequency (max)
125MHz
Process Technology
SRAM
Operating Supply Voltage (typ)
5V
Logic Cells
1320
Device System Gates
16000
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
144
Package Type
TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Total Ram Bits
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1956
EPF6016TC144-3N
EPF6016TC144-3N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPF6016TC144-3N
Manufacturer:
ALTERA42
Quantity:
1 341
Part Number:
EPF6016TC144-3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
f
The instruction register length for FLEX 6000 devices is three bits.
shows the boundary-scan register length for FLEX 6000 devices.
FLEX 6000 devices include a weak pull-up on JTAG pins.
See
Devices)
Figure 16
Figure 16. JTAG Waveforms
Table 10
devices.
Captured
Table 9. FLEX 6000 Device Boundary-Scan Register Length
Driven
Signal
Signal
Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera
to Be
to Be
TMS
TDO
TCK
TDI
for more information.
shows the JTAG timing parameters and values for FLEX 6000
shows the timing requirements for the JTAG signals.
t
EPF6010A
EPF6016
EPF6016A
EPF6024A
JCH
Device
t
t
FLEX 6000 Programmable Logic Device Family Data Sheet
JPZX
JSZX
t
JCP
t
JSSU
t
JCL
t
JSH
t
t
JPCO
JSCO
t
JPSU
Boundary-Scan Register Length
t
t
JSXZ
JPH
522
621
522
666
t
JPXZ
Table 9
29