EP1K50TC144-2 Altera, EP1K50TC144-2 Datasheet - Page 37
![IC ACEX 1K FPGA 50K 144-TQFP](/photos/6/70/67061/544-144-tqfp_sml.jpg)
EP1K50TC144-2
Manufacturer Part Number
EP1K50TC144-2
Description
IC ACEX 1K FPGA 50K 144-TQFP
Manufacturer
Altera
Series
ACEX-1K®r
Datasheet
1.EP1K10TC100-3N.pdf
(86 pages)
Specifications of EP1K50TC144-2
Number Of Logic Elements/cells
2880
Number Of Labs/clbs
360
Total Ram Bits
40960
Number Of I /o
102
Number Of Gates
199000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
144-TQFP, 144-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1073
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1K50TC144-2N
Manufacturer:
ALTERA
Quantity:
2
Part Number:
EP1K50TC144-2N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
Figure 19. Specifications for the Incoming & Generated Clocks
Note:
(1)
The t
period.
I
ClockLock
Generated
Clock
parameter refers to the nominal input clock period; the t
Input
Clock
t
R
For designs that require both a multiplied and non-multiplied clock, the
clock trace on the board can be connected to the GCLK1 pin. In the Altera
software, the GCLK1 pin can feed both the ClockLock and ClockBoost
circuitry in the ACEX 1K device. However, when both circuits are used,
the other clock pin cannot be used.
ClockLock & ClockBoost Timing Parameters
For the ClockLock and ClockBoost circuitry to function properly, the
incoming clock must meet certain requirements. If these specifications are
not met, the circuitry may not lock onto the incoming clock, which
generates an erroneous clock within the device. The clock generated by
the ClockLock and ClockBoost circuitry must also meet certain
specifications. If the incoming clock meets these requirements during
configuration, the ClockLock and ClockBoost circuitry will lock onto the
clock during configuration. The circuit will be ready for use immediately
after configuration.
specifications.
t
OUTDUTY
t
CLK1
t
F
t
INDUTY
t
t
O
O
ACEX 1K Programmable Logic Device Family Data Sheet
Figure 19
t
I +
t
O +
t
INCLKSTB
t
JITTER
shows the incoming and generated clock
O
parameter refers to the nominal output clock
t
Note (1)
O
t
JITTER
t
I +
t
CLKDEV
37
13