EP2C35F484C8N Altera, EP2C35F484C8N Datasheet - Page 147
![IC CYCLONE II FPGA 35K 484-FBGA](/photos/6/72/67258/544-484-fbga_sml.jpg)
EP2C35F484C8N
Manufacturer Part Number
EP2C35F484C8N
Description
IC CYCLONE II FPGA 35K 484-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C35F484C8N
Number Of Logic Elements/cells
33216
Number Of Labs/clbs
2076
Total Ram Bits
483840
Number Of I /o
322
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Cyclone® II
Number Of Logic Blocks/elements
33216
# I/os (max)
322
Frequency (max)
402.58MHz
Process Technology
90nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
33216
Ram Bits
483840
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
FBGA
No. Of Logic Blocks
2076
Family Type
Cyclone II
No. Of I/o's
322
I/o Supply Voltage
3.3V
Operating Frequency Max
320MHz
Operating Temperature Range
0°C To +85°C
Rohs Compliant
Yes
For Use With
P0301 - DE2 CALL FOR ACADEMIC PRICING544-1733 - PCI KIT W/CYCLONE II EP2C35N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1366
EP2C35F484C8N
EP2C35F484C8N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C35F484C8N
Manufacturer:
ALTERA
Quantity:
319
Part Number:
EP2C35F484C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Figure 5–4. High-Speed I/O Timing Budget
Note to
(1)
Altera Corporation
February 2008
Internal Clock Period
f
(input
clock
frequency)
Device
operation
in Mbps
t
H S C L K
D U T Y
Table 5–48. RSDS Transmitter Timing Specification (Part 1 of 2)
Symbol
The equation for the high-speed I/O timing budget is:
period = TCCS + RSKM + SW + RSKM.
Figure
5–4:
Conditions
×10
×10
×8
×7
×4
×2
×1
×8
×7
×4
×2
×1
—
0.5 × TCCS
Table 5–48
311 Mbps. RSDS is supported for transmitting from Cyclone II devices.
Cyclone II devices cannot receive RSDS data because the devices are
intended for applications where they will be driving display drivers.
Cyclone II devices support a maximum RSDS data rate of 311 Mbps using
DDIO registers. Cyclone II devices support RSDS only in the commercial
temperature range.
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
–6 Speed Grade
Typ
RSKM
—
—
—
—
—
—
—
—
—
—
—
—
—
shows the RSDS timing budget for Cyclone II devices at
Max(1)
155.5
155.5
155.5
155.5
155.5
311
311
311
311
311
311
311
55
Note (1)
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
–7 Speed Grade
DC Characteristics and Timing Specifications
Typ
—
—
—
—
—
—
—
—
—
—
—
—
—
SW
Max(1)
Cyclone II Device Handbook, Volume 1
155.5
155.5
155.5
155.5
155.5
311
311
311
311
311
311
311
55
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
–8 Speed Grade
RSKM
Typ
—
—
—
—
—
—
—
—
—
—
—
—
—
0.5 × TCCS
Max(1)
155.5
155.5
155.5
155.5
155.5
311
311
311
311
311
311
311
55
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
MHz
MHz
MHz
MHz
MHz
MHz
Unit
%
5–57