EP4CE55F23C7N Altera, EP4CE55F23C7N Datasheet - Page 358
EP4CE55F23C7N
Manufacturer Part Number
EP4CE55F23C7N
Description
IC CYCLONE IV E FPGA 56K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CE55F23C7N
Number Of Logic Elements/cells
55856
Number Of Labs/clbs
3491
Total Ram Bits
2340000
Number Of I /o
324
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2683
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4CE55F23C7N
Manufacturer:
ATMEL
Quantity:
4 200
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 358 of 478
- Download datasheet (13Mb)
1–78
Table 1–25. PRBS, High and Low Frequency Patterns, and Channel Settings
Cyclone IV Device Handbook, Volume 2
Patterns
PRBS 7
PRBS 8
PRBS 10
PRBS 23
High
frequency
Low
Frequency
(2)
Notes to
(1) Channel width refers to the What is the channel width? option in the General screen of the ALTGX MegaWizard Plug-In Manager. Based on the
(2) A verifier and associated rx_bistdone and rx_bisterr signals are not available for the specified patterns.
selection, an 8 or 10 bits wide pattern is generated as indicated by a Yes (Y) or No (N).
Table
(2)
1–25:
Polynomial
X
1010101010
1111100000
X
X
X
23
10
7
8
+ X
+ X
+ X
+ X
6
7
18
Table 1–25
corresponding channel settings. The PRBS pattern repeats after completing an
iteration. The number of bits a PRBS X pattern sends before repeating the pattern is
2
You can enable the serial loopback option to loop the generated PRBS patterns to the
receiver channel for verifier to check the PRBS patterns. When the PRBS pattern is
received, the rx_bisterr and rx_bistdone signals indicate the status of the
verifier. After the word aligner restores the word boundary, the rx_bistdone signal
is driven high when the verifier receives a complete pattern cycle and remains
asserted until it is reset using the rx_digitalreset port. After the assertion of
rx_bistdone, the rx_bisterr signal is asserted for a minimum of three
rx_clkout cycles when errors are detected in the data and deasserts if the following
PRBS sequence contains no error. You can reset the PRBS pattern generator and
verifier by asserting the tx_digitalreset and rx_digitalreset ports,
respectively.
7
(X-1)
+ 1
+ 1
+ 1
+ 1
bits.
Channel
Width
8 bits
(1)
of
N
N
Y
Y
Y
Y
lists the supported PRBS, high and low frequency patterns, and
Alignment
16’h3040
16’hFF5A
16’hFFFF
Pattern
8-bit Channel Width
Word
—
—
—
Maximum
Data Rate
(Gbps) for
Packages
F324 and
Smaller
2.0
2.0
2.0
2.0
—
—
Maximum
Data Rate
(Gbps) for
Packages
F484 and
Larger
2.5
2.5
2.5
2.5
—
—
Channel
10-bits
Width
Chapter 1: Cyclone IV Transceivers Architecture
(1)
of
N
N
Y
N
Y
Y
Alignment
© December 2010 Altera Corporation
10’h3FF
Pattern
10-bit Channel Width
Word
—
—
—
—
—
Data Rate
(Gbps) for
Packages
Maximum
F324 and
Smaller
2.5
2.5
2.5
—
—
—
Self Test Modes
Maximum
Data Rate
(Gbps) for
Packages
F484 and
Larger
3.125
3.125
3.125
—
—
—
Related parts for EP4CE55F23C7N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: