EPF10K10LC84-4N Altera, EPF10K10LC84-4N Datasheet - Page 58
![IC FLEX 10K FPGA 84-PLCC](/photos/6/70/67059/544-84-plcc_sml.jpg)
EPF10K10LC84-4N
Manufacturer Part Number
EPF10K10LC84-4N
Description
IC FLEX 10K FPGA 84-PLCC
Manufacturer
Altera
Series
FLEX-10K®r
Datasheet
1.EPF10K10ATC100-3.pdf
(128 pages)
Specifications of EPF10K10LC84-4N
Number Of Logic Elements/cells
576
Number Of Labs/clbs
72
Total Ram Bits
6144
Number Of I /o
59
Number Of Gates
31000
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-1938
544-1938-5
544-1938
EPF10K10LC84-4N
544-1938-5
544-1938
EPF10K10LC84-4N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPF10K10LC84-4N
Manufacturer:
FUJI
Quantity:
6 670
Figure 26. FLEX 10K Device IOE Timing Model
Figure 27. FLEX 10K Device EAB Timing Model
58
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Output Register
Input Register
Data Feedback
into FastTrack
Interconnect
Output Enable
Clock Enable
Address
Data-In
Clock
Clock
WE
Data-In
Clock
Clear
EAB Data Input
Write Enable
Input Delays
t
t
EAB Clock
t
t
t
EABDATA1
EABDATA2
EABWE1
EABWE2
EABCLK
Delays
Delay
Feedback Delay
Figures 28
Control Delay
Output Data
I/O Element
I/O Register
Input Delay
t
INCOMB
Delay
t
t
t
IOC
IOFD
IOD
Input Register
t
t
t
t
t
t
EABCO
EABBYPASS
EABSU
EABH
EABCH
EABCL
Delays
shows the timing model for bidirectional I/O pin timing.
Input Register Delay
Block Delays
RAM/ROM
I/O Register
t
t
t
t
t
t
t
t
AA
DD
WP
WDSU
WDH
WASU
WAH
WO
t
t
t
t
t
Delays
IOCO
IOCOMB
IOSU
IOH
IOCLR
t
INREG
Output Register
t
t
t
t
t
t
EABCO
EABBYPASS
EABSU
EABH
EABCH
EABCL
Delays
Output
Delays
t
t
t
t
t
t
t
OD1
OD2
OD3
XZ
ZX1
ZX2
ZX3
EAB Output
t
EABOUT
Delay
Altera Corporation
Data-Out