EPF10K50RI240-4 Altera, EPF10K50RI240-4 Datasheet - Page 59

IC FLEX 10K FPGA 50K 240-RQFP

EPF10K50RI240-4

Manufacturer Part Number
EPF10K50RI240-4
Description
IC FLEX 10K FPGA 50K 240-RQFP
Manufacturer
Altera
Series
FLEX-10K®r
Datasheet

Specifications of EPF10K50RI240-4

Number Of Logic Elements/cells
2880
Number Of Labs/clbs
360
Total Ram Bits
20480
Number Of I /o
189
Number Of Gates
116000
Voltage - Supply
4.5 V ~ 5.5 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
240-RQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-2240

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA
Quantity:
12 388
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA30
Quantity:
50
Part Number:
EPF10K50RI240-4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K50RI240-4
Manufacturer:
S
Quantity:
200
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA
Quantity:
45
Part Number:
EPF10K50RI240-4
Manufacturer:
XILINX
0
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA
0
Part Number:
EPF10K50RI240-4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPF10K50RI240-4N
Manufacturer:
BCD
Quantity:
91 500
Part Number:
EPF10K50RI240-4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
t
t
t
t
t
t
t
t
t
t
t
t
LUT
CLUT
RLUT
PACKED
EN
CICO
CGEN
CGENR
CASC
C
CO
COMB
Table 32. LE Timing Microparameters (Part 1 of 2)
Symbol
LUT delay for data-in
LUT delay for carry-in
LUT delay for LE register feedback
Data-in to packed register delay
LE register enable delay
Carry-in to carry-out delay
Data-in to carry-out delay
LE register feedback to carry-out delay
Cascade-in to cascade-out delay
LE register control signal delay
LE register clock-to-output delay
Combinatorial delay
Figure 28. Synchronous Bidirectional Pin External Timing Model
Tables 32
parameters. These internal timing parameters are expressed as worst-case
values. Using hand calculations, these parameters can be used to estimate
design performance. However, before committing designs to silicon,
actual worst-case performance should be modeled using timing
simulation and analysis.
timing parameters.
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Dedicated
Clock
through
Parameter
36
describe the FLEX 10K device internal timing
Tables 37
Note (1)
Output Register
Input Register
OE Register
D
D
D
CLRN
CLRN
CLRN
PRN
PRN
PRN
through
Q
Q
Q
38
describe FLEX 10K external
t
OUTCOBIDIR
t
t
XZBIDIR
ZXBIDIR
t
t
INHBIDIR
INSUBIDIR
Bidirectional
Pin
Conditions
59

Related parts for EPF10K50RI240-4