EP2SGX30CF780C4N Altera, EP2SGX30CF780C4N Datasheet - Page 14
EP2SGX30CF780C4N
Manufacturer Part Number
EP2SGX30CF780C4N
Description
IC STRATIX II GX 30K 780-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet
1.EP2SGX30DF780C5.pdf
(316 pages)
Specifications of EP2SGX30CF780C4N
Number Of Logic Elements/cells
33880
Number Of Labs/clbs
1694
Total Ram Bits
1369728
Number Of I /o
361
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1927
EP2SGX30CF780C4N
EP2SGX30CF780C4N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 14 of 316
- Download datasheet (2Mb)
Transceivers
Figure 2–4. Transmitter PLL Block
Note to
(1)
2–6
Stratix II GX Device Handbook, Volume 1
Dedicated Local
Dedicated Local
REFCLK 1
REFCLK 0
The global clock line must be driven by an input pin.
Figure
Inter-Transceiver Block
Routing (IQ[4:0])
Inter-Transceiver Block
Routing (IQ[4:0])
To Inter-Transceiver
Block Line
From PLD
From PLD
2–4:
÷
÷
2
/2 2
The transmitter PLLs support data rates up to 6.375 Gbps. The input clock
frequency is limited to 622.08 MHz. An optional pll_locked port is
available to indicate whether the transmitter PLL is locked to the
reference clock. Both transmitter PLLs have a programmable loop
bandwidth parameter that can be set to low, medium, or high. The loop
bandwidth parameter can be statically set in the Quartus II software.
Table 2–2
Table 2–2. Transmitter PLL Specifications
Input reference frequency range
Note (1)
Multiplication factor (W)
lists the adjustable parameters in the transmitter PLL.
Data rate support
INCLK
INCLK
Parameter
Bandwidth
PFD
PFD
÷
up
dn
up
dn
÷
m
m
CP+LF
CP+LF
VCO
VCO
Transmitter PLL 0
Transmitter PLL 1
600 Mbps to 6.375 Gbps
1, 4, 5, 8, 10, 16, 20, 25
50 MHz to 622.08 MHz
÷
÷
Low, medium, or high
L
L
Specifications
Transmitter PLL0 Clock
Transmitter PLL1 Clock
High-Speed
High-Speed
Altera Corporation
Transmitter PLL Clock
High-Speed
October 2007
Related parts for EP2SGX30CF780C4N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Stratix Ii Gx Device Data Sheet
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: