XC3S250E-4FTG256C Xilinx Inc, XC3S250E-4FTG256C Datasheet - Page 127

IC SPARTAN-3E FPGA 250K 256-FTBG

XC3S250E-4FTG256C

Manufacturer Part Number
XC3S250E-4FTG256C
Description
IC SPARTAN-3E FPGA 250K 256-FTBG
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet

Specifications of XC3S250E-4FTG256C

Total Ram Bits
221184
Number Of Logic Elements/cells
5508
Number Of Labs/clbs
612
Number Of I /o
172
Number Of Gates
250000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-LBGA
No. Of Logic Blocks
5508
No. Of Gates
250000
No. Of Macrocells
5508
No. Of Speed Grades
4
No. Of I/o's
190
Clock Management
DLL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1482

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S250E-4FTG256C
Manufacturer:
TOS
Quantity:
3 012
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
281
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
450
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
900
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
100
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
436
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
164
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
24
Part Number:
XC3S250E-4FTG256C
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
XC3S250E-4FTG256C
0
I/O Timing
Table 86: Pin-to-Pin Clock-to-Output Times for the IOB Output Path
DS312-3 (v3.8) August 26, 2009
Product Specification
Notes:
1.
2.
3.
4.
Clock-to-Output Times
T
Symbol
ICKOFDCM
T
The numbers in this table are tested using the methodology presented in
Table 77
This clock-to-output time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or a
standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. If the former is true, add the appropriate
Input adjustment from
DCM output jitter is included in all measurements.
For minimums, use the values reported by the Xilinx timing analyzer.
ICKOF
R
and
When reading from the Output
Flip-Flop (OFF), the time from the
active transition on the Global Clock
pin to data appearing at the Output
pin. The DCM is used.
When reading from OFF, the time
from the active transition on the
Global Clock pin to data appearing at
the Output pin. The DCM is not used.
Table
80.
Table
Description
91. If the latter is true, add the appropriate Output adjustment from
www.xilinx.com
LVCMOS25
12 mA output drive,
Fast slew rate,
with DCM
LVCMOS25
12 mA output drive,
Fast slew rate,
without DCM
Conditions
(3)
Table 95
(2)
(2)
,
,
and are based on the operating conditions set forth in
XC3S100E
XC3S250E
XC3S500E
XC3S1200E
XC3S1600E
XC3S100E
XC3S250E
XC3S500E
XC3S1200E
XC3S1600E
Device
Table
DC and Switching Characteristics
94.
Max
2.66
3.00
3.01
3.01
3.00
5.60
4.91
4.98
5.36
5.45
Speed Grade
-5
Max
2.79
3.45
3.46
3.46
3.45
5.92
5.43
5.51
5.94
6.05
-4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
127

Related parts for XC3S250E-4FTG256C