EP20K100EFC324-2 Altera, EP20K100EFC324-2 Datasheet - Page 16

IC APEX 20KE FPGA 100K 324-FBGA

EP20K100EFC324-2

Manufacturer Part Number
EP20K100EFC324-2
Description
IC APEX 20KE FPGA 100K 324-FBGA
Manufacturer
Altera
Series
APEX-20K®r
Datasheet

Specifications of EP20K100EFC324-2

Number Of Logic Elements/cells
4160
Number Of Labs/clbs
416
Total Ram Bits
53248
Number Of I /o
246
Number Of Gates
263000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
324-FBGA
Family Name
APEX 20K
Number Of Usable Gates
100000
Number Of Logic Blocks/elements
4160
# Registers
26
# I/os (max)
246
Frequency (max)
250MHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.8V
Logic Cells
4160
Ram Bits
53248
Device System Gates
263000
Operating Supply Voltage (min)
1.71V
Operating Supply Voltage (max)
1.89V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
324
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP20K100EFC324-2
Manufacturer:
ALTERA
Quantity:
18
Part Number:
EP20K100EFC324-2
Manufacturer:
PANASONIC
Quantity:
86
Part Number:
EP20K100EFC324-2
Manufacturer:
ALTERA
Quantity:
25
Part Number:
EP20K100EFC324-2
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP20K100EFC324-2
Manufacturer:
ALTERA
Quantity:
1 000
Part Number:
EP20K100EFC324-2
Manufacturer:
ALTERA
0
Part Number:
EP20K100EFC324-2-3
Manufacturer:
VISHAY
Quantity:
15 000
Part Number:
EP20K100EFC324-2N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP20K100EFC324-2N
Manufacturer:
ALTERA
0
Part Number:
EP20K100EFC324-2N
Manufacturer:
ALTERA
Quantity:
500
Part Number:
EP20K100EFC324-2X
Manufacturer:
ALTERA
Quantity:
15
Part Number:
EP20K100EFC324-2X
Manufacturer:
ALTERA
Quantity:
500
APEX 20K Programmable Logic Device Family Data Sheet
Figure 7. APEX 20K Cascade Chain
16
AND Cascade Chain
d[(4 n – 1)..(4 n – 4)]
d[3..0]
d[7..4]
LUT
LUT
LUT
Cascade Chain
With the cascade chain, the APEX 20K architecture can implement
functions with a very wide fan-in. Adjacent LUTs can compute portions
of a function in parallel; the cascade chain serially connects the
intermediate values. The cascade chain can use a logical AND or logical OR
(via De Morgan’s inversion) to connect the outputs of adjacent LEs. Each
additional LE provides four more inputs to the effective width of a
function, with a short cascade delay. Cascade chain logic can be created
automatically by the Quartus II software Compiler during design
processing, or manually by the designer during design entry.
Cascade chains longer than ten LEs are implemented automatically by
linking LABs together. For enhanced fitting, a long cascade chain skips
alternate LABs in a MegaLAB structure. A cascade chain longer than one
LAB skips either from an even-numbered LAB to the next even-numbered
LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For
example, the last LE of the first LAB in the upper-left MegaLAB structure
carries to the first LE of the third LAB in the MegaLAB structure.
shows how the cascade function can connect adjacent LEs to form
functions with a wide fan-in.
LE n
LE1
LE2
d[(4 n – 1)..(4 n – 4)]
OR Cascade Chain
d[3..0]
d[7..4]
LUT
LUT
LUT
Altera Corporation
Figure 7
LE n
LE1
LE2

Related parts for EP20K100EFC324-2