EP3C55F484I7 Altera, EP3C55F484I7 Datasheet

IC CYCLONE III FPGA 55K 484 FBGA

EP3C55F484I7

Manufacturer Part Number
EP3C55F484I7
Description
IC CYCLONE III FPGA 55K 484 FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C55F484I7

Number Of Logic Elements/cells
55856
Number Of Labs/clbs
3491
Total Ram Bits
2396160
Number Of I /o
327
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C55F484I7
Manufacturer:
TI
Quantity:
2 847
Part Number:
EP3C55F484I7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C55F484I7
Manufacturer:
Altera
Quantity:
10
Part Number:
EP3C55F484I7
Manufacturer:
ALTERA
0
Part Number:
EP3C55F484I7N
Manufacturer:
FREESCALE
Quantity:
1 445
Part Number:
EP3C55F484I7N
Manufacturer:
ALTERA
Quantity:
118
Part Number:
EP3C55F484I7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C55F484I7N
Manufacturer:
XILINX
0
Part Number:
EP3C55F484I7N
Manufacturer:
ALTERA
Quantity:
80
Part Number:
EP3C55F484I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C55F484I7N
0
Cyclone III Device Family Features
Lowest Power FPGAs
© December 2009 Altera Corporation
CIII51001-2.2
Cyclone
power and low cost. Based on Taiwan Semiconductor Manufacturing Company
(TSMC) low-power (LP) process technology, silicon optimizations and software
features to minimize power consumption, Cyclone III device family provides the ideal
solution for your high-volume, low-power, and cost-sensitive applications. To address
the unique design needs, Cyclone III device family offers the following two variants:
With densities ranging from 5K to 200K logic elements (LEs) and 0.5 Mbits to 8 Mbits
of memory for less than ¼ watt of static power consumption, Cyclone III device
family makes it easier for you to meet your power budget. Cyclone III LS devices are
the first to implement a suite of security features at the silicon, software, and
intellectual property (IP) level on a low-power and high-functionality FPGA platform.
This suite of security features protects the IP from tampering, reverse engineering and
cloning. In addition, Cyclone III LS devices support design separation which enables
you to introduce redundancy in a single chip to reduce size, weight, and power of
your application.
This chapter contains the following sections:
Cyclone III device family offers the following features:
Cyclone III: lowest power, high functionality with the lowest cost
Cyclone III LS: lowest power FPGAs with security
“Cyclone III Device Family Features” on page 1–1
“Cyclone III Device Family Architecture” on page 1–6
“Reference and Ordering Information” on page 1–12
Lowest power consumption due to:
Low-power operation offers the following benefits:
Hot-socketing operation support
TSMC low-power process technology
Altera
Extended battery life for portable and handheld applications
Reduced or eliminated cooling system costs
Operation in thermally-challenged environments
®
III device family offers a unique combination of high functionality, low
®
power-aware design flow
1. Cyclone III Device Family Overview
Cyclone III Device Handbook, Volume 1

Related parts for EP3C55F484I7

EP3C55F484I7 Summary of contents

Page 1

... Extended battery life for portable and handheld applications ■ Reduced or eliminated cooling system costs ■ Operation in thermally-challenged environments ■ ■ Hot-socketing operation support © December 2009 Altera Corporation 1. Cyclone III Device Family Overview power-aware design flow Cyclone III Device Handbook, Volume 1 ...

Page 2

... Nios II embedded processor for Cyclone III device family, offering low cost and ® custom-fit embedded processing solutions Cyclone III Device Handbook, Volume 1 Chapter 1: Cyclone III Device Family Overview Cyclone III Device Family Features II ® © December 2009 Altera Corporation ...

Page 3

... Chapter 1: Cyclone III Device Family Overview Cyclone III Device Family Features ■ Wide collection of pre-built and verified IP cores from Altera and Altera Megafunction Partners Program (AMPP) partners Supports high-speed external memory interfaces such as DDR, DDR2, ■ SDR SDRAM, and QDRII SRAM Auto-calibrating PHY feature eases the timing closure process and eliminates ■ ...

Page 4

... Altera Device Package Information Data Sheet. Cyclone III Device Family Features (Note 1), (2), (3), (4), (5) F484 U484 F780 — — — — — — 346, 140 346, 140 — ...

Page 5

... Cyclone III EP3C40 — EP3C55 — EP3C80 — EP3C120 — EP3CLS70 — EP3CLS100 — Cyclone III LS EP3CLS150 — EP3CLS200 — © December 2009 Altera Corporation 2 Pitch (mm) Nominal Area (mm ) 0.5 484 0.5 64 0.5 1197 1.0 289 0.8 196 1.0 361 1.0 529 ...

Page 6

... Cyclone III Device Handbook, Volume 1 Configuration Scheme Active serial (AS) Active parallel (AP) Passive serial (PS) Fast passive parallel (FPP) chapter. Chapter 1: Cyclone III Device Family Overview Cyclone III Device Family Architecture Cyclone III Cyclone III — Logic Elements and Logic Array © December 2009 Altera Corporation ...

Page 7

... For more PLL specifications and information, refer to the Cyclone III LS Device Data chapters. © December 2009 Altera Corporation Embedded Multipliers in Cyclone III Devices Sheet, and Clock Networks and PLLs in Cyclone III Devices 1–7 Memory Blocks in Cyclone III chapter ...

Page 8

... I/O Standard LVTTL, LVCMOS, SSTL, HSTL, PCI, and PCI-X SSTL, HSTL, LVPECL, BLVDS, LVDS, mini-LVDS, RSDS, and PPDS Cyclone III Device I/O Features High-Speed Differential Interfaces in Cyclone III Devices External Memory Interfaces in Cyclone III Devices © December 2009 Altera Corporation OCT chapter. ...

Page 9

... Freescale Cortex M1, or Altera Nios the system-on-a-programmable-chip (SOPC) Builder tool. SOPC Builder is an Altera Quartus II design tool that facilitates system-integration of IP blocks in an FPGA design. The SOPC Builder automatically generates interconnect logic and creates a testbench to verify functionality, saving valuable design time ...

Page 10

... Cyclone III device family uses SRAM cells to store configuration data. Configuration data is downloaded to Cyclone III device family each time the device powers up. Low-cost configuration options include the Altera EPCS family serial flash devices as well as commodity parallel flash configuration options. These options provide the flexibility for general-purpose applications and the ability to meet specific configuration and wake-up time requirements of the applications ...

Page 11

... The configuration security of Cyclone III LS devices uses AES with 256-bit security key. f For more information, refer to the Upgrades in Cyclone III Devices © December 2009 Altera Corporation Configuration, Design Security, and Remote System chapter. Configuration, Design Security, and Remote System chapter. ...

Page 12

... C) J ° ° 100 C) J ° ° 125 C) J Optional Suffix Indicates specific device options or shipment method. ES: Engineering sample N: Lead-free devices Speed Grade 7 (fastest) 8 Operating Temperature ° ° C: Commercial temperature ( ° ° I: Industrial temperature ( 100 C) J © December 2009 Altera Corporation ...

Page 13

... October 2008 1.3 May 2008 1.2 July 2007 1.1 March 2007 1.0 © December 2009 Altera Corporation Changes Made Minor text edits. Minor edit to the hyperlinks. Added Table 1–5. ■ Updated Table 1–1, Table 1–2, Table 1–3, and Table 1–4. ■ ...

Page 14

... Cyclone III Device Handbook, Volume 1 Chapter 1: Cyclone III Device Family Overview Chapter Revision History © December 2009 Altera Corporation ...

Related keywords