EP3C55F484I7 Altera, EP3C55F484I7 Datasheet - Page 64

IC CYCLONE III FPGA 55K 484 FBGA

EP3C55F484I7

Manufacturer Part Number
EP3C55F484I7
Description
IC CYCLONE III FPGA 55K 484 FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C55F484I7

Number Of Logic Elements/cells
55856
Number Of Labs/clbs
3491
Total Ram Bits
2396160
Number Of I /o
327
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C55F484I7
Manufacturer:
TI
Quantity:
2 847
Part Number:
EP3C55F484I7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C55F484I7
Manufacturer:
Altera
Quantity:
10
Part Number:
EP3C55F484I7
Manufacturer:
ALTERA
0
Part Number:
EP3C55F484I7N
Manufacturer:
FREESCALE
Quantity:
1 445
Part Number:
EP3C55F484I7N
Manufacturer:
ALTERA
Quantity:
118
Part Number:
EP3C55F484I7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C55F484I7N
Manufacturer:
XILINX
0
Part Number:
EP3C55F484I7N
Manufacturer:
ALTERA
Quantity:
80
Part Number:
EP3C55F484I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C55F484I7N
0
2–20
Table 2–28. Cyclone III LS Devices Mini-LVDS Transmitter Timing Specification
Cyclone III Device Handbook, Volume 2
Output jitter
(peak to peak)
t
t
t
Notes to
(1) Applicable for true and emulated mini-LVDS with three-resistor network transmitter.
(2) True mini-LVDS transmitter is only supported at the output pin of the Row I/O (Banks 1, 2, 5, and 6). Emulated mini-LVDS with three-resistor
(3) t
RISE
FALL
LOCK
(3)
network transmitter is supported at the output pin of all I/O banks.
LOC K
Symbol
Table
is the time required for the PLL to lock from the end of device configuration.
2–28:
20 – 80%,
C
20 – 80%,
C
LOAD
LOAD
Table 2–29. Cyclone III LS Devices True LVDS Transmitter Timing Specifications
(Preliminary)
f
frequency)
HSIODR
t
TCCS
Output jitter
(peak to peak)
t
Notes to
(1) True LVDS transmitter is only supported at the output pin of the Row I/O (Banks 1, 2, 5, and 6).
(2) t
HSC LK
DUTY
LOCK
= 5 pF
= 5 pF
Modes
(2)
Symbol
LOC K
(input clock
Table
is the time required for the PLL to lock from the end of device configuration.
2–29:
Min
Modes
×10
×10
×8
×7
×4
×2
×1
×8
×7
×4
×2
×1
C7 and I7
500
500
Typ
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
Max
500
C7 and I7
1
402.5
402.5
Max
370
370
370
370
370
740
740
740
740
740
200
500
Min
55
1
(Note 1)
Chapter 2: Cyclone III LS Device Data Sheet
,
(2)
500
500
C8
Typ
© December 2009 Altera Corporation
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
(Part 2 of 2) (Preliminary)
C8
Max
550
1
Switching Characteristics
402.5
402.5
(Note 1)
Max
320
320
320
320
320
640
640
640
640
640
200
550
55
1
Unit
ms
ps
ps
ps
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
MHz
MHz
MHz
MHz
MHz
MHz
Unit
ms
ps
ps
%

Related parts for EP3C55F484I7