EP2AGX45DF29I5N Altera, EP2AGX45DF29I5N Datasheet - Page 485
EP2AGX45DF29I5N
Manufacturer Part Number
EP2AGX45DF29I5N
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
6.EP2AGX45DF29I5N.pdf
(306 pages)
Specifications of EP2AGX45DF29I5N
Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
45125
# I/os (max)
364
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
45125
Ram Bits
3565158.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- EP2AGX45DF29I5N PDF datasheet #6
- Current page: 485 of 692
- Download datasheet (22Mb)
Chapter 1: Transceiver Architecture in Arria II Devices
Transceiver Port List
Table 1–30. ALTGX Megafunction Receiver PMA Ports for Arria II Devices (Part 2 of 2)
Table 1–31. ALTGX Megafunction TX Phase Compensation FIFO Ports for Arria II Devices
December 2010 Altera Corporation
rx_locktorefclk
rx_seriallpbken
rx_seriallpbkin
tx_revseriallpbkin
rx_freqlocked
rx_pll_locked
rx_revseriallpbkout
tx_seriallpbkout
rx_signaldetect
tx_coreclk
tx_datain
tx_clkout
tx_phase_comp_fifo_
error
coreclkout
Port Name
Port Name
Table 1–31
ALTGX megafunction.
Input/Output
Input/Output
Output
Output
Output
Output
Output
Output
Input
Input
Input
Input
Input
Input
Input
Input
lists the TX phase compensation FIFO port names and descriptions for the
Optional write clock port for the TX phase compensation FIFO. If enabled, you
must drive this port with a clock that is frequency locked to
tx_clkout/coreclkout (with 0 PPM frequency difference).
Parallel data input from the FPGA fabric to the transmitter. The bus width
depends on the channel width multiplied by the number of channels per
instance.
FPGA fabric-transceiver interface clock. Each channel has a tx_clkout signal
in non-bonded channel configurations.
TX phase compensation FIFO full or empty indicator. A high level indicates that
the TX phase compensation FIFO is either full or empty.
Clock from the CMU0 block of the associated transceiver block or of the master
transceiver block for ×4 bonded or ×8 bonded channel configurations,
respectively. This is the default read and write clocks for those configurations.
Asynchronous receiver CDR LTR mode control signal.
The rx_locktorefclk and rx_locktodata signals control whether the
receiver CDR is in LTR or LTD mode, as follows:
rx_locktodata/rx_locktorefclk
0/0—receiver CDR is in automatic mode
0/1—receiver CDR is in LTR mode
1/x—receiver CDR is in LTD mode
Active-high serial loopback control port.
Input on a Receiver-only configuration when you enable serial loopback. You
must connect this port to the tx_seriallpbkout port.
Input on a Transmitter-only configuration when you enable reverse serial
loopback. You must connect this port to the rx_revseriallpbkout port.
Asynchronous receiver CDR lock mode indicator. A high level indicates that the
receiver CDR is in LTD mode. A low level indicates that the receiver CDR is in
LTR mode.
Asynchronous active high receiver CDR LTR indicator. The receiver CDR is
locked to the input reference clock.
Output on a Receiver-only configuration when you enable reverse serial
loopback. You must connect this port to the tx_revseriallpbkin port.
Output on a Transmitter-only configuration when you enable serial loopback.
You must connect this port to the tx_seriallpbkout port.
Asynchronous signal threshold detect indicator for PCIe mode only. A high
level indicates that the signal present at the receiver input buffer is above the
programmed signal detection threshold value.
If the electrical idle inference block is disabled in PCIe mode, the
rx_signaldetect signal is inverted and driven on the pipeelecidle port.
Description
Description
Arria II Device Handbook Volume 2: Transceivers
1–99
Related parts for EP2AGX45DF29I5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: