EP1S25F1020C7N Altera, EP1S25F1020C7N Datasheet - Page 54
EP1S25F1020C7N
Manufacturer Part Number
EP1S25F1020C7N
Description
IC STRATIX FPGA 25K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet
1.EP1S10F780C7.pdf
(276 pages)
Specifications of EP1S25F1020C7N
Number Of Logic Elements/cells
25660
Number Of Labs/clbs
2566
Total Ram Bits
1944576
Number Of I /o
706
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1S25F1020C7N
Manufacturer:
ALTERA
Quantity:
3 000
- Current page: 54 of 276
- Download datasheet (4Mb)
TriMatrix Memory
Figure 2–21. Left-Facing M-RAM to Interconnect Interface
Notes to
(1)
(2)
2–40
Stratix Device Handbook, Volume 1
Only R24 and C16 interconnects cross the M-RAM block boundaries.
The right-facing M-RAM block has interface blocks on the right side, but none on the left. B1 to B6 and A1 to A6
orientation is clipped across the vertical axis for right-facing M-RAM blocks.
Figure
LABs in Row
M-RAM Boundary
Row Unit Interface
Allows LAB Rows to
Drive Address and
Control Signals to
M-RAM Block
2–21:
R11
R10
R9
R8
R7
R6
R5
R4
R3
R2
R1
LAB Interface
Blocks
M512 RAM Block Columns
B1
A1
B2
A2
M-RAM Block
B3
A3
Port B
Port A
Notes
B4
A4
(1),
(2)
B5
A5
B6
A6
Column Interface Block
Allows LAB Columns to
Drive datain and dataout to
and from M-RAM Block
Altera Corporation
LABs in Column
M-RAM Boundary
Column Interface Block
Drives to and from
C4 and C8 Interconnects
July 2005
Related parts for EP1S25F1020C7N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Stratix Device Family Data Sheet
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: