EP1S20F780C5N Altera, EP1S20F780C5N Datasheet - Page 147
EP1S20F780C5N
Manufacturer Part Number
EP1S20F780C5N
Description
IC STRATIX FPGA 20K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet
1.EP1S10F780C7.pdf
(276 pages)
Specifications of EP1S20F780C5N
Number Of Logic Elements/cells
18460
Number Of Labs/clbs
1846
Total Ram Bits
1669248
Number Of I /o
586
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 147 of 276
- Download datasheet (4Mb)
Altera Corporation
July 2005
780-pin
FineLine
BGA
956-pin
BGA
1,020-pin
FineLine
BGA
780-pin
FineLine
BGA
Table 2–38. EP1S30 Differential Channels
Table 2–39. EP1S40 Differential Channels (Part 1 of 2)
Package
Package
Transmitter/
Transmitter
(4)
Receiver
Transmitter
(4)
Receiver
Transmitter
(4)
Receiver
Transmitter
(4)
Receiver
Transmitter
/Receiver
Receiver
70
66
80
80
80 (2)
80 (2)
Channels
68
66
Channels
The only way you can use the rx_data_align is if one of the following
is true:
■
■
Total
Total
(7)
(7)
The receiver PLL is only clocking receive channels (no resources for
the transmitter)
If all channels can fit in one I/O bank
840
840
840
840
840
840
840
840
840
840
840
840
840
840
840
840
Maximum
Maximum
(Mbps)
Speed
(Mbps)
Speed
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
Note (1)
,
,
(8)
(8)
PLL1 PLL2 PLL3 PLL4 PLL7 PLL8 PLL9 PLL10
(1)
(1)
18
34
17
33
18
35
17
33
19
39
20
40
19
39
20
40
PLL1 PLL2 PLL3 PLL4 PLL7 PLL8 PLL9 PLL10
Center Fast PLLs
Center Fast PLLs
Note (1)
(1)
17
35
16
33
20
39
20
40
20
39
20
40
16
34
16
33
(1)
16
34
16
33
17
35
16
33
20
39
20
40
20
39
20
40
Stratix Device Handbook, Volume 1
(1)
(1)
18
35
17
33
19
39
20
40
19
39
20
40
18
34
17
33
19 (1)
19 (1)
(6)
(6)
(6)
(6)
(6)
(6)
(6)
(6)
20
20
19
19
20
20
Corner Fast PLLs (2),
Corner Fast PLLs (2),
(6)
(6)
(6)
(6)
(6)
(6)
(6)
(6)
20
20
20
20
20
20
20
20
Stratix Architecture
(6)
(6)
(6)
(6)
(6)
(6)
(6)
(6)
20
20
20
20
20
20
20
20
(6)
(6)
(6)
(6)
19 (1)
19 (1)
2–133
(3)
(6)
(6)
(6)
(6)
20
20
19
19
20
20
(3)
Related parts for EP1S20F780C5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: