EP1S40F1020C7N Altera, EP1S40F1020C7N Datasheet - Page 235
EP1S40F1020C7N
Manufacturer Part Number
EP1S40F1020C7N
Description
IC STRATIX FPGA 40K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet
1.EP1S10F780C7.pdf
(276 pages)
Specifications of EP1S40F1020C7N
Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
773
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
41250
# I/os (max)
773
Frequency (max)
420.17MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
41250
Ram Bits
3423744
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1020
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1S40F1020C7N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S40F1020C7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- Current page: 235 of 276
- Download datasheet (4Mb)
Figure 4–8. Measurement Setup for T
Altera Corporation
January 2006
Notes to
(1)
(2)
(3)
(4)
3.3-V CTT
Table 4–102. Reporting Methodology For Minimum Timing For Single-Ended Output Pins (Part 2 of 2)
Notes
Input measurement point at internal node is 0.5 × V
Output measuring point for data is V
rising edge and the other is for the falling edge.
Input stimulus edge rate is 0 to V
The first value is for the output rising edge and the second value is for the output falling edge. The hyphen (-)
indicates infinite resistance or disconnection.
I/O Standard
(1), (2),
Table
CLK
OUT
OUT
4–102:
(3)
R
T
Ω
–
Figure 4–8
enable timing. The T
same as T
is the same as T
UP
CHZ
T
CLZ
CCINT
R
XZ
Ω
–
DN
MEAS
and T
XZ
in 0.5 ns (internal signal) from the driver preceding the I/O buffer.
shows the measurement setup for output disable and output
. The T
. When two values are given, the first is the measurement point on the
Loading and Termination
ZX
R
25
Ω
ZX
S
.
CLZ
CHZ
CCINT
50
stands for clock to low Z (driving) time delay and
R
Ω
T
stands for clock to high Z time delay and is the
.
200mV
200mV
200mV
200mV
3.600
V
(V)
CCIO
Stratix Device Handbook, Volume 1
1.650
VTT
(V)
DC & Switching Characteristics
V
(pF)
T
30
C
C
=1.5V
L
TOTAL
R =50
=10pF
Measurement
Ω
V
1.650
Point
MEAS
4–65
Related parts for EP1S40F1020C7N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: