EP1S30F780I6N Altera, EP1S30F780I6N Datasheet - Page 232

• Manufacturer Part Number: EP1S30F780I6N
• Description: IC STRATIX FPGA 30K LE 780-FBGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S30F780I6N

• Number Of Logic Elements/cells: 32470
• Number Of Labs/clbs: 3247
• Total Ram Bits: 3317184
• Number Of I /o: 597
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 780-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Timing Model
4–62
Stratix Device Handbook, Volume 1
3.3-V LVTTL
2.5-V LVTTL
1.8-V LVTTL
1.5-V LVTTL
3.3-V LVCMOS
2.5-V LVCMOS
1.8-V LVCMOS
1.5-V LVCMOS
3.3-V GTL
2.5-V GTL
3.3-V GTL+
2.5-V GTL+
3.3-V SSTL-3 Class II
Table 4–101. Reporting Methodology For Maximum Timing For Single-Ended Output Pins (Part 1 of 2)
Notes
I/O Standard
(1), (2),
(3)
R
Figure 4–7. Output Delay Timing Reporting Setup Modeled by Quartus II
Notes to
(1)
(2)
Ω
–
–
–
–
–
–
–
–
–
–
–
–
–
UP
Output pin timing is reported at the output pin of the FPGA device. Additional
delays for loading and board trace delay need to be accounted for with IBIS model
simulations.
V
CCINT
R
Figure
Ω
–
–
–
–
–
–
–
–
–
–
–
–
–
DN
is 1.42-V unless otherwise specified.
4–7:
Loading and Termination
R
25
Ω
0
0
0
0
0
0
0
0
0
0
0
0
S
VCCIO
Output
Buffer
GND
25
25
25
25
25
R
Ω
–
–
–
–
–
–
–
–
T
Single-Ended Outputs
OUTPUT
2.950
2.370
1.650
1.400
2.950
2.370
1.650
1.400
2.950
2.370
2.950
2.370
2.950
V
(V)
CCIO
V
MEAS
VCCIO
GND
2.95
2.37
1.65
1.40
2.95
2.37
1.65
1.40
1.14
1.14
1.35
1.35
1.25
VTT
(V)
R
R
DN
UP
R
S
GND
V
TT
(pF)
C
R
10
10
10
10
10
10
10
10
30
30
30
30
30
C
L
T
L
Altera Corporation
Measurement
January 2006
V
1.500
1.200
0.880
0.750
1.500
1.200
0.880
0.750
0.740
0.740
0.880
0.880
1.250
Point
MEAS