XC2VP7-5FFG896I Xilinx Inc, XC2VP7-5FFG896I Datasheet - Page 63

no-image

XC2VP7-5FFG896I

Manufacturer Part Number
XC2VP7-5FFG896I
Description
IC FPGA VIRTEX-II PRO 896-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-II Pror
Datasheet

Specifications of XC2VP7-5FFG896I

Number Of Logic Elements/cells
11088
Number Of Labs/clbs
1232
Total Ram Bits
811008
Number Of I /o
396
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
896-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2VP7-5FFG896I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2VP7-5FFG896I
Manufacturer:
XILINX
0
Company:
Part Number:
XC2VP7-5FFG896I
Manufacturer:
XILINX
Quantity:
686
Part Number:
XC2VP7-5FFG896I
Manufacturer:
Xilinx Inc.
Quantity:
279
The DCM has the following general control signals:
Table 27: DCM Status Pins
Clock De-skew
The DCM de-skews the output clocks relative to the input
clock by automatically adjusting a digital delay line. Addi-
tional delay is introduced so that clock edges arrive at inter-
nal registers and block RAMs simultaneously with the clock
edges arriving at the input clock pad. Alternatively, external
clocks, which are also de-skewed relative to the input clock,
can be generated for board-level routing. All DCM output
clocks are phase-aligned to CLK0 and, therefore, are also
phase-aligned to the input clock.
To achieve clock de-skew, connect the CLKFB input to
CLK0. Note that CLKFB must always be connected, unless
only the CLKFX or CLKFX180 outputs are used and
de-skew is not required.
Frequency Synthesis
The DCM provides flexible methods for generating new
clock frequencies. Each method has a different operating
frequency range and different AC characteristics. The
CLK2X and CLK2X180 outputs double the clock frequency.
The CLKDV output creates divided output clocks with divi-
sion options of 1.5, 2, 2.5, 3, 3.5, 4, 4.5, 5, 5.5, 6, 6.5, 7, 7.5,
8, 9, 10, 11, 12, 13, 14, 15, and 16.
The CLKFX and CLKFX180 outputs can be used to pro-
duce clocks at the following frequency:
where M and D are two integers. Specifications for M and D
are
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: DC and
Switching
DS083 (v4.7) November 5, 2007
Product Specification
RST input
LOCKED output pin: asserted High when all enabled
DCM circuits have locked.
STATUS output pins (active High): shown in
provided
FREQ
Status Pin
Characteristics. By default, M = 4 and D = 1,
R
pin:
0
1
2
3
4
5
6
7
CLKFX
under
resets the entire DCM
=
DCM
(
M D
Timing
)
Phase Shift Overflow
CLKFX Stopped
CLKIN Stopped
FREQ
Function
Parameters
N/A
N/A
N/A
N/A
N/A
CLKIN
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Functional Description
Table
www.xilinx.com
27.
in
which results in a clock output frequency four times faster
than the clock input frequency (CLKIN).
CLK2X180 is phase shifted 180 degrees relative to CLK2X.
CLKFX180 is phase shifted 180 degrees relative to CLKFX.
All frequency synthesis outputs automatically have 50/50
duty cycles, with the exception of the CLKDV output when
performing a non-integer divide in high-frequency mode.
See
Note that CLK2X and CLK2X180 are not available in
high-frequency mode.
Table 28: CLKDV Duty Cycle for Non-integer Divides
Phase Shifting
The DCM provides additional control over clock skew
through either coarse or fine-grained phase shifting. The
CLK0, CLK90, CLK180, and CLK270 outputs are each
phase shifted by ¼ of the input clock period relative to each
other, providing coarse phase control. Note that CLK90 and
CLK270 are not available in high-frequency mode.
Fine-phase adjustment affects all nine DCM output clocks.
When activated, the phase shift between the rising edges of
CLKIN and CLKFB is a specified fraction of the input clock
period.
In variable mode, the
dynamically incremented or decremented as determined by
PSINCDEC synchronously to PSCLK, when the PSEN
input is active.
shifting. For more information on DCM features, see the
Virtex-II Pro Platform FPGA User Guide.
Table 29
variable mode.
Table 29: Fine Phase Shifting Control Pins
PSINCDEC
PSEN
PSCLK
PSDONE
Control Pin
Table 28
CLKDV_DIVIDE
lists fine-phase shifting control pins, when used in
for more details.
1.5
2.5
3.5
4.5
5.5
6.5
7.5
Figure 63
Direction
Out
In
In
In
PHASE_SHIFT
illustrates the effects of fine-phase
Increment or decrement
Enable ± phase shift
Clock for phase shift
Active when completed
Duty Cycle
value can also be
Function
5 / 11
6 / 13
7 / 15
2 / 5
3 / 7
4 / 9
1/ 3
Module 2 of 4
52

Related parts for XC2VP7-5FFG896I