XC5VLX50T-2FFG665I Xilinx Inc, XC5VLX50T-2FFG665I Datasheet - Page 184

IC FPGA VIRTEX-5 50K 665FCBGA

XC5VLX50T-2FFG665I

Manufacturer Part Number
XC5VLX50T-2FFG665I
Description
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-2FFG665I

Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Total Ram Bits
2211840
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
665-BBGA, FCBGA
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-2FFG665I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-2FFG665I
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-2FFG665I
Quantity:
2 392
Part Number:
XC5VLX50T-2FFG665I
0
Chapter 5: Configurable Logic Blocks (CLBs)
184
X-Ref Target - Figure 5-8
If four single-port 64 x 1-bit modules are built, the four RAM64X1S primitives can occupy
a SLICEM, as long as they share the same clock, write enable, and shared read and write
port address inputs. This configuration equates to 64 x 4-bit single-port distributed RAM.
X-Ref Target - Figure 5-9
If two dual-port 64 x 1-bit modules are built, the two RAM64X1D primitives can occupy a
SLICEM, as long as they share the same clock, write enable, and shared read and write port
address inputs. This configuration equates to 64 x 2-bit dual-port distributed RAM.
DPRA[5:0]
WCLK
A[5:0]
WCLK
A[5:0]
WE
WE
D
D
Figure 5-8: Distributed RAM (RAM64X1S)
Figure 5-9: Distributed RAM (RAM64X1D)
6
(WE/CE)
(D[6:1])
www.xilinx.com
(CLK)
(DX)
(D[6:1])
(WE/CE)
(C[6:1])
(CLK)
6
(DX)
RAM64X1S
DI1
A[6:1]
WA[6:1]
CLK
WE
RAM64X1D
6
6
6
6
SPRAM64
DI1
A[6:1]
WA[6:1]
CLK
WE
DI1
A[6:1]
WA[6:1]
CLK
WE
DPRAM64
DPRAM64
O6
O6
O6
O
SPO
DPO
D Q
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
D Q
D Q
(Optional)
ug190_5_07_032706
Output
Registered
Output
(Optional)
(Optional)
UG190_5_09_050506
Registered
Output
Registered
Output

Related parts for XC5VLX50T-2FFG665I