XC5VLX50T-2FFG665I Xilinx Inc, XC5VLX50T-2FFG665I Datasheet - Page 226

IC FPGA VIRTEX-5 50K 665FCBGA

XC5VLX50T-2FFG665I

Manufacturer Part Number
XC5VLX50T-2FFG665I
Description
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-2FFG665I

Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Total Ram Bits
2211840
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
665-BBGA, FCBGA
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-2FFG665I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-2FFG665I
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-2FFG665I
Quantity:
2 392
Part Number:
XC5VLX50T-2FFG665I
0
Chapter 6: SelectIO Resources
226
Input Termination to V
Some I/O standards (e.g., HSTL Class I and II) require an input termination voltage of
V
X-Ref Target - Figure 6-10
This is equivalent to having a split termination composed of two resistors. One terminates
to V
V
resistors, i.e., the resistors to V
Both HSTL and SSTL standards need 50 Ω external reference resistors. The DCI input
standards supporting split termination are shown in
Table 6-1: DCI Input Standards Supporting Split Termination
HSTL_I_DCI
HSTL_I_DCI_18
HSTL_II_DCI
HSTL_II_DCI_18
HSTL_II_T_DCI
HSTL_II_T_DCI_18
CCO
CCO
CCO
/2 (see
/2 using split termination. The termination resistance is set by the external reference
, the other to ground. The resistor values are 2R. DCI provides termination to
Figure
Figure 6-10: Input Termination to V
6-10).
CCO
DIFF_HSTL_I_DCI_18
DIFF_HSTL_I_DCI
DIFF_HSTL_II_DCI
DIFF_HSTL_II_DCI_18 SSTL18_II_DCI
www.xilinx.com
/2 (Split Termination)
Z
0
CCO
V
and ground are each twice the reference resistor value.
CCO
R
/2
Virtex-5 FPGA
IOB
V
REF
SSTL2_I_DCI
SSTL2_II_DCI
SSTL18_I_DCI
SSTL2_II_T_DCI
SSTL18_II_T_DCI
Table
CCO
UG190_c6_08_022609
/2 without DCI
6-1.
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
DIFF_SSTL2_I_DCI
DIFF_SSTL2_II_DCI
DIFF_SSTL18_I_DCI
DIFF_SSTL18_II_DCI

Related parts for XC5VLX50T-2FFG665I