XC5VLX50T-2FFG665I Xilinx Inc, XC5VLX50T-2FFG665I Datasheet - Page 36

• Manufacturer Part Number: XC5VLX50T-2FFG665I
• Description: IC FPGA VIRTEX-5 50K 665FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX50T-2FFG665I

• Number Of Logic Elements/cells: 46080
• Number Of Labs/clbs: 3600
• Total Ram Bits: 2211840
• Number Of I /o: 360
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 665-BBGA, FCBGA
• For Use With: HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Chapter 1: Clock Resources
36
Additional Use Models
Asynchronous Mux Using BUFGCTRL
In some cases an application requires immediate switching between clock inputs or
bypassing the edge sensitivity of BUFGCTRL. An example is when one of the clock inputs
is no longer switching. If this happens, the clock output would not have the proper
switching conditions because the BUFGCTRL never detected a clock edge. This case uses
the asynchronous mux.
design example.
X-Ref Target - Figure 1-13
X-Ref Target - Figure 1-14
In
•
•
•
•
Figure
The current clock is from I0.
S is activated High.
The Clock output immediately switches to I1.
When Ignore signals are asserted High, glitch protection is disabled.
Figure 1-13: Asynchronous Mux with BUFGCTRL Design Example
1-14:
I1
I0
O
S
I1
I0
Asynchronous MUX
S
Figure 1-14
Design Example
Figure 1-14: Asynchronous Mux Timing Diagram
at I0
Figure 1-13
www.xilinx.com
shows the asynchronous mux timing diagram.
T
BCCKO_O
O
illustrates an asynchronous mux with BUFGCTRL
S
Begin I1
V
V
V
V
DD
DD
DD
DD
IGNORE1
CE1
S1
I1
I0
S0
CE0
IGNORE0
T
BCCKO_O
ug190_1_13_032306
UG190_1_14_032306
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
O