XCV2000E-8FG1156C Xilinx Inc, XCV2000E-8FG1156C Datasheet - Page 15

no-image

XCV2000E-8FG1156C

Manufacturer Part Number
XCV2000E-8FG1156C
Description
IC FPGA 1.8V C-TEMP 1156-BGA
Manufacturer
Xilinx Inc
Series
Virtex™-Er
Datasheet

Specifications of XCV2000E-8FG1156C

Number Of Logic Elements/cells
43200
Number Of Labs/clbs
9600
Total Ram Bits
655360
Number Of I /o
804
Number Of Gates
2541952
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1156-BBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XCV2000E-8FG1156C
Manufacturer:
XILINX
Quantity:
1 400
Part Number:
XCV2000E-8FG1156C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XCV2000E-8FG1156C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XCV2000E-8FG1156C
Manufacturer:
XILINX
0
Part Number:
XCV2000E-8FG1156C
Manufacturer:
XILINX
Quantity:
50
Part Number:
XCV2000E-8FG1156C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XCV2000E-8FG1156C
Quantity:
90
Part Number:
XCV2000E-8FG1156CES
Manufacturer:
XILINX
0
Instruction Set
The Virtex-E series Boundary Scan instruction set also
includes instructions to configure the device and read back
configuration data (CFG_IN, CFG_OUT, and JSTART). The
complete instruction set is coded as shown in
Table 6: Boundary Scan Instructions
DS022-2 (v2.8) January 16, 2006
Production Product Specification
EXTEST
SAMPLE/
PRELOAD
USER1
USER2
CFG_OUT
Boundary Scan
Command
R
TDI
Code(4:0)
IOB
IOB
IOB
IOB
IOB
IOB
IOB
Binary
00000
00001
00010
00011
00100
IOB
INSTRUCTION REGISTER
IOB
REGISTER
Enables Boundary Scan
EXTEST operation
Enables Boundary Scan
SAMPLE/PRELOAD
operation
Access user-defined
register 1
Access user-defined
register 2
Access the
configuration bus for
read operations.
BYPASS
IOB
Figure 11: Virtex-E Family Boundary Scan Logic
IOB
Description
IOB
Table
IOB
IOB
IOB
IOB
IOB
IOB
IOB
M
U
X
TDO
6..
www.xilinx.com
IOB.Q
IOB.T
IOB.T
IOB.I
IOB.I
CAPTURE
SHIFT/
Table 6: Boundary Scan Instructions (Continued)
DATAOUT
CFG_IN
INTEST
USERCODE
IDCODE
HIGHZ
JSTART
BYPASS
RESERVED
Boundary Scan
DATA IN
Command
CLOCK DATA
1
0
1
0
1
0
1
0
1
0
REGISTER
Virtex™-E 1.8 V Field Programmable Gate Arrays
D
D
D
D
D
Q
Q
Q
Q
Q
UPDATE
D
D
D
D
D
LE
LE
LE
LE
LE
Code(4:0)
All other
sd
sd
sd
sd
sd
Binary
00101
00111
01000
01001
01010
01100
11111
codes
Q
Q
Q
Q
Q
0
1
1
0
1
0
0
1
1
0
EXTEST
Access the
configuration bus for
write operations.
Enables Boundary Scan
INTEST operation
Enables shifting out
USER code
Enables shifting out of
ID Code
3-states output pins
while enabling the
Bypass Register
Clock the start-up
sequence when
StartupClk is TCK
Enables BYPASS
Xilinx reserved
instructions
X9016
Description
Module 2 of 4
9

Related parts for XCV2000E-8FG1156C