XC4013XL-1PQ208C Xilinx Inc, XC4013XL-1PQ208C Datasheet
XC4013XL-1PQ208C
Specifications of XC4013XL-1PQ208C
Available stocks
Related parts for XC4013XL-1PQ208C
XC4013XL-1PQ208C Summary of contents
Page 1
R XC4000E and XC4000X Series Field Programmable Gate Arrays XC4000XL Electrical Specifications Definition of Terms In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows: Advance: Initial estimates based on simulation ...
Page 2
XC4000E and XC4000X Series Field Programmable Gate Arrays D.C. Characteristics Over Recommended Operating Conditions Symbol High-level output voltage @ High-level output voltage @ I Low-level output voltage @ Low-level output voltage @ I V ...
Page 3
... DS005 (v. 1.8 October 18, 1999 - Product Specification Speed Grade All -3 Symbol Device Min Max T XC4002XL 0.3 2.1 GLS XC4005XL 0.4 2.7 XC4010XL 0.5 3.2 XC4013XL 0.6 3.6 XC4020XL 0.7 4.0 XC4028XL 0.9 4.4 XC4036XL 1.1 4.8 XC4044XL 1.2 5.3 XC4052XL 1.3 5.7 XC4062XL 1 ...
Page 4
... XC4085XL 0.4 5.8 Speed Grade All -3 Symbol Device Min Max T XC4002XL 0.5 2.8 GE XC4005XL 0.7 3.1 XC4010XL 0.7 3.5 XC4013XL 0.7 3.8 XC4020XL 0.8 4.1 XC4028XL 0.9 4.4 XC4036XL 0.9 4.7 XC4044XL 1.0 5.1 XC4052XL 1.1 5.5 XC4062XL 1.2 5.9 XC4085XL 1 ...
Page 5
R XC4000E and XC4000X Series Field Programmable Gate Arrays XC4000XL CLB Characteristics Testing of switching parameters is modeled after testing methods specified by MIL standards. functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are ...
Page 6
XC4000E and XC4000X Series Field Programmable Gate Arrays CLB Single-Port RAM Synchronous (Edge-Triggered) Write Operation Guidelines Testing of switching parameters is modeled after testing methods specified by MIL standards. functionally tested. Internal timing parameters are derived from measuring internal test ...
Page 7
R XC4000E and XC4000X Series Field Programmable Gate Arrays CLB Dual-Port RAM Synchronous (Edge-Triggered) Write Operation Guidelines Testing of switching parameters is modeled after testing methods specified by MIL standards. functionally tested. Internal timing parameters are derived from measuring internal ...
Page 8
... Speed Grade All -3 Symbol Device Min Max T XC4002XL 1.2 7.1 ICKOF XC4005XL 1.3 7.7 XC4010XL 1.4 8.2 XC4013XL 1.5 8.6 XC4020XL 1.6 9.0 XC4028XL 1.8 9.4 XC4036XL 2.0 9.8 XC4044XL 2.1 10.3 XC4052XL 2.2 10.7 XC4062XL 2.3 11 ...
Page 9
... XC4085XL 1.3 10.8 Speed Grade All -3 Symbol Device Min Max T XC4002XL 1.3 7.8 ICKEOF XC4005XL 1.5 8.1 XC4010XL 1.6 8.5 XC4013XL 1.6 8.8 XC4020XL 1.7 9.1 XC4028XL 1.7 9.4 XC4036XL 1.8 9.7 XC4044XL 1.9 10.1 XC4052XL 2.0 10.5 XC4062XL 2.0 10.9 XC4085XL 2 ...
Page 10
... Global Low Skew Clock and IFF IFF = Input Flip-Flop or Latch * The XC4013XL, XC4036XL, and 4062XL have significantly faster partial and full delay setup times than other devices. Notes: Input setup time is measured with the fastest route and the lightest load. ...
Page 11
... PHED IFF = Input Flip-Flop or Latch, FCL = Fast Capture Latch * The XC4013XL, XC4036XL, and 4062XL have significantly faster partial and full delay setup times than other devices. Notes: Input setup time is measured with the fastest route and the lightest load. Input hold time is measured using the furthest distance and a reference load of one clock pin per IOB as well as driving all accessible CLB fl ...
Page 12
... PSED IFF * The XC4013XL, XC4036XL, and 4062XL have significantly faster partial and full delay setup times than other devices. IFF = Input Flip Flop or Latch. FCL = Fast Capture Latch Notes: Input setup time is measured with the fastest route and the lightest load. ...
Page 13
... XC4013, 36, 62XL 1.2 POCK Balance of Family 1.2 All Devices 0 T All devices 19.8 MRW Max T XC4002XL 9.8 RRI* XC4005XL 11.3 XC4010XL 13.9 XC4013XL 15.9 XC4020XL 18.6 XC4028XL 20.5 XC4036XL 22.5 XC4044XL 25.1 XC4052XL 27.2 XC4062XL 29.1 XC4085XL 34.4 T All devices 1.6 PID ...
Page 14
... Output (O) to clock (OK) hold time Clock Enable (EC) to clock (OK) setup time Clock Enable (EC) to clock (OK) hold time Global Set/Reset Minimum GSR pulse width Delay from GSR input to any Pad XC4002XL XC4005XL XC4010XL XC4013XL XC4020XL XC4028XL XC4036XL XC4044XL XC4052XL XC4062XL XC4085XL Slew Rate Adjustment ...
Page 15
R XC4000E and XC4000X Series Field Programmable Gate Arrays Revision Control Version 2/1/99 (1.5) Release included in the 1999 data book, section 6 5/14/99 (1.6) Replaced Electrical Specification and pinout pages for E, EX, and XL families with separate updates ...