XCV1600E-6FG860C Xilinx Inc, XCV1600E-6FG860C Datasheet - Page 12
![no-image](/images/no-image-200.jpg)
XCV1600E-6FG860C
Manufacturer Part Number
XCV1600E-6FG860C
Description
IC FPGA 1.8V C-TEMP 860-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-Er
Datasheet
1.XCV200E-6CS144C.pdf
(233 pages)
Specifications of XCV1600E-6FG860C
Number Of Logic Elements/cells
34992
Number Of Labs/clbs
7776
Total Ram Bits
589824
Number Of I /o
660
Number Of Gates
2188742
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
860-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XCV1600E-6FG860C
Manufacturer:
XILINX
Quantity:
672
Part Number:
XCV1600E-6FG860C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
- Current page: 12 of 233
- Download datasheet (2Mb)
Virtex™-E 1.8 V Field Programmable Gate Arrays
Table 5
block SelectRAM. The Virtex-E block SelectRAM also
includes dedicated routing to provide an efficient interface
with both CLBs and other block SelectRAMs. Refer to
XAPP130 for block SelectRAM timing waveforms.
Table 5: Block SelectRAM Port Aspect Ratios
Programmable Routing Matrix
It is the longest delay path that limits the speed of any
worst-case design. Consequently, the Virtex-E routing
architecture and its place-and-route software were defined
in a joint optimization process. This joint optimization mini-
mizes long-path delays, and consequently, yields the best
system performance.
The joint optimization also reduces design compilation
times because the architecture is software-friendly. Design
cycles are correspondingly reduced due to shorter design
iteration times.
Local Routing
The VersaBlock provides local routing resources (see
Figure
•
•
Module 2 of 4
6
Width
16
Interconnections among the LUTs, flip-flops, and GRM
Internal CLB feedback paths that provide high-speed
connections to LUTs within the same CLB, chaining
them together with minimal routing delay
1
2
4
8
7), providing three types of connections:
shows the depth and width aspect ratios for the
Figure 6: Dual-Port Block SelectRAM
Depth
4096
2048
1024
512
256
WEA
ENA
RSTA
ADDRA[#:0]
DIA[#:0]
WEB
ENB
RSTB
ADDRB[#:0]
DIB[#:0]
CLKA
CLKB
RAMB4_S#_S#
ADDR<11:0>
ADDR<10:0>
ADDR<9:0>
ADDR<8:0>
ADDR<7:0>
ADDR Bus
DOA[#:0]
DOB[#:0]
ds022_06_121699
DATA<15:0>
DATA<1:0>
DATA<3:0>
DATA<7:0>
Data Bus
DATA<0>
www.xilinx.com
•
General Purpose Routing
Most Virtex-E signals are routed on the general purpose
routing, and consequently, the majority of interconnect
resources are associated with this level of the routing hier-
archy. General-purpose routing resources are located in
horizontal and vertical routing channels associated with the
CLB rows and columns and are as follows:
•
•
•
•
I/O Routing
Virtex-E devices have additional routing resources around
their periphery that form an interface between the CLB array
and the IOBs. This additional routing, called the
VersaRing, facilitates pin-swapping and pin-locking, such
that logic redesigns can adapt to existing PCB layouts.
Time-to-market is reduced, since PCBs and other system
components can be manufactured while the logic design is
still in progress.
Direct paths that provide high-speed connections
between horizontally adjacent CLBs, eliminating the
delay of the GRM.
Adjacent to each CLB is a General Routing Matrix
(GRM). The GRM is the switch matrix through which
horizontal and vertical routing resources connect, and
is also the means by which the CLB gains access to
the general purpose routing.
24 single-length lines route GRM signals to adjacent
GRMs in each of the four directions.
72 buffered Hex lines route GRM signals to another
GRMs six-blocks away in each one of the four
directions. Organized in a staggered pattern, Hex lines
are driven only at their endpoints. Hex-line signals can
be accessed either at the endpoints or at the midpoint
(three blocks from the source). One third of the Hex
lines are bidirectional, while the remaining ones are
uni-directional.
12 Longlines are buffered, bidirectional wires that
distribute signals across the device quickly and
efficiently. Vertical Longlines span the full height of the
device, and horizontal ones span the full width of the
device.
Adjacent
GRM
Figure 7: Virtex-E Local Routing
To
Direct Connection
To Adjacent
To Adjacent
To Adjacent
GRM
GRM
GRM
CLB
Production Product Specification
DS022-2 (v2.8) January 16, 2006
To Adjacent
GRM
CLB
Direct
Connection
To Adjacent
CLB
XCVE_ds_007
R
Related parts for XCV1600E-6FG860C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XCV1600E-6BG560C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6FG680C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 680-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6FG900C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 900-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6FG1156C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 1156-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6BG560I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-7BG560C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6FG680I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 680-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-7FG680C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 680-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6FG900I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 900-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-7FG900C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 900-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6FG1156I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 1156-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-7FG1156C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 1156-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-7BG560I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-8BG560C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-7FG680I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 680-FBGA
Manufacturer:
Xilinx Inc
Datasheet: