EZ80L92AZ050SG Zilog, EZ80L92AZ050SG Datasheet - Page 145

• Manufacturer Part Number: EZ80L92AZ050SG
• Description: IC WEBSERVER 50MHZ 100LQFP
• Manufacturer: Zilog

Specifications of EZ80L92AZ050SG

• Processor Type: eZ80
• Features: High Speed, Single-Cycle Instruction-Fetch
• Speed: 50MHz
• Voltage: 3.3V
• Mounting Type: Surface Mount
• Package / Case: 100-LQFP
• Processor Series: EZ80L92x
• Core: eZ80
• Data Bus Width: 8 bit
• Program Memory Size: 64 KB
• Interface Type: I2C, SPI, UART
• Maximum Clock Frequency: 50 MHz
• Number Of Programmable I/os: 24
• Number Of Timers: 6
• Operating Supply Voltage: 3 V to 3.6 V
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: eZ80L920210ZCO
• Minimum Operating Temperature: 0 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 269-3878; EZ80L92AZ050SG

I
PS013014-0107
2
C Serial I/O Interface
General Characteristics
The I
modes:
•
•
•
•
The I
and SCL are bidirectional lines, connected to a positive supply voltage via an external
pull-up resistor. When the bus is free, both lines are High. The output stages of devices
connected to the bus must be configured as open-drain outputs. Data on the I
transferred at a rate of up to 100 Kbps in STANDARD mode, or up to 400 Kbps in FAST
mode. One clock pulse is generated for each data bit transferred.
Clocking Overview
If another device on the I
the I
determined by the device that generates the shortest High clock period. The Low period of
the clock is determined by the device that generates the longest Low clock period.
A slave may stretch the Low period of the clock to slow down the bus master. The Low
period may also be stretched for handshaking purposes. This can be done after each bit
transfer or each byte transfer. The I
IFLG bit in the I2C_CTL register is cleared.
Bus Arbitration Overview
In MASTER mode, the I
a logic 1. If another device on the bus overrules and pulls the SDA signal Low, arbitration
is lost. If arbitration is lost during the transmission of a data byte or a Not-Acknowledge
bit, the I
address, the I
the general call address.
MASTER TRANSMIT
MASTER RECEIVE
SLAVE TRANSMIT
SLAVE RECEIVE
2
2
2
C synchronizes its clock to the I
C interface consists of the Serial Clock (SCL) and the Serial Data (SDA). Both SDA
C serial I/O bus is a two-wire communication interface that can operate in four
2
C returns to the idle state. If arbitration is lost during the transmission of an
2
C switches to SLAVE mode so that it can recognize its own slave address or
2
2
C checks that each transmitted logic 1 appears on the I
C bus drives the clock line when the I
2
C stretches the clock after each byte transfer until the
2
C bus clock. The High period of the clock is
2
Product Specification
C is in MASTER mode,
I
2
C Serial I/O Interface
2
C bus can be
2
C bus as
139