MC68360ZP25L Freescale Semiconductor, MC68360ZP25L Datasheet - Page 749
MC68360ZP25L
Manufacturer Part Number
MC68360ZP25L
Description
IC MPU QUICC 25MHZ 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets
1.MC68EN360VR25L.pdf
(14 pages)
2.MC68EN360VR25L.pdf
(2 pages)
3.MC68360AI25L.pdf
(962 pages)
Specifications of MC68360ZP25L
Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68360ZP25L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68360ZP25LR2
Manufacturer:
PMC
Quantity:
95
Company:
Part Number:
MC68360ZP25LR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68360ZP25LR2
Manufacturer:
FREESCALE
Quantity:
20 000
- Current page: 749 of 962
- Download datasheet (4Mb)
The transparent mode register is implemented using the GSMR and the PSMR. One GSMR
and one PSMR exist for each SCC. The definition of the PSMR differs based on the protocol
used.
The data synchronization register (DSR) is also available on the QUICC. When used in
UART mode to generate fractional stop bits, the user should note that the encodings have
changed slightly.
The SCC event register (SCCE) is also available on the QUICC, but the register now has 10
bit positions to include new bit functions. The configuration of this register depends on the
protocol mode.
The SCC mask register (SCCM) is also available on the QUICC, but the register now has
10 bit positions to include new bit functions. The configuration of this register depends on
the protocol mode. Since the SCCM has the exact format as the SCCE, see the preceding
SCCE description for details.
The REVD bit is located in the GSMR.
The NTSYN bit becomes the TTX and TRX bits in the GSMR. On the QUICC the user can
independently enable the totally transparent protocol to work on the receiver or transmitter
while another protocol (such as HDLC) runs on the transmitter or receiver.
If the EXSYN bit was set, the CDP and CTSP bit in the GSMR should be set for compat-
ibility. The user may also wish to leave the CDS and CTSS bits cleared in the GSMR. The
user may wish to set the RSYN bit in the GSMR to remain compatible with the MC68302.
In UART mode, the RX, TX, BSY, CCR, BRK, and IDL bits exist unchanged. The CD and
CTS bits are no longer needed because the interrupt controller supports a separate vector
for each event.
In HDLC mode, the RXB, TXB, BSY, RXF, TXE, and IDL bits exist unchanged. The CD
and CTS bits are no longer needed because the interrupt controller supports a separate
vector for each event.
In BISYNC mode, the RX, TX, BSY, RCH, and TXE bits exist unchanged. The CD and
CTS bits are no longer needed because the interrupt controller supports a separate vector
for each event.
DDCMP is a microcode RAM product on the QUICC. The port of DDCMP from the
MC68302 is not discussed in this section.
V.110 is not supported on the QUICC.
In totally transparent mode, the RX, TX, BSY, RCH, and TXE bits exist unchanged. The
CD and CTS bits are no longer needed because the interrupt controller supports a sepa-
rate vector for each event.
The SYNL bits in the GSMR were added to offer more synchro-
nization options than are available on the MC68302. Additional-
ly, a CRC may be generated in transparent mode using the
TCRC bits.
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com
NOTE
Applications
Related parts for MC68360ZP25L
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
MC68360 MC68360 Multiple Ethernet Channels on the QUICC
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Implementing an 8 bit Eprom for an MC68EC040-MC68360 System
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the MC68060 to the MC68360
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 RAM Microcode Package Option Overview
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 CPM-CPU Interaction
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing SDRAM to the MC68360 QUICC Device
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the QUICC to a MCM516400 (4Mx4 10-12 column-row) DRAM
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the 68360 (QUICC) to T1-E1 Systems
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Multiple QUICC Design Concept
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: