AD1881AJSTZ-REEL Analog Devices Inc, AD1881AJSTZ-REEL Datasheet
AD1881AJSTZ-REEL
Specifications of AD1881AJSTZ-REEL
Related parts for AD1881AJSTZ-REEL
AD1881AJSTZ-REEL Summary of contents
Page 1
AD1881A MIC1 0dB/ 20dB MIC2 LINE_IN AUX CD VIDEO PHONE_IN MONO_OUT MV LNLVL_OUT_L LINE_OUT_L LINE_OUT_R MV LNLVL_OUT_R PC_BEEP SoundMAX is a registered trademark and PHAT is a trademark of Analog Device, Inc. FUNCTIONAL BLOCK DIAGRAM ...
Page 2
AD1881A–SPECIFICATIONS STANDARD TEST CONDITIONS UNLESS OTHERWISE NOTED Temperature 25 Digital Supply (V ) 3.3 DD Analog Supply (V ) 5.0 CC Sample Rate ( Input Signal 1008 ANALOG INPUT Parameter Input Voltage (RMS Values Assume Sine Wave ...
Page 3
DIGITAL DECIMATION AND INTERPOLATION FILTERS Parameter Passband Passband Ripple Transition Band Stopband Stopband Rejection Group Delay Group Delay Variation Over Passband ANALOG-TO-DIGITAL CONVERTERS Parameter Resolution Total Harmonic Distortion (THD) Dynamic Range (–60 dB Input THD+N Referenced to Full Scale, A-Weighted) ...
Page 4
AD1881A–SPECIFICATIONS STATIC DIGITAL SPECIFICATIONS Parameter High Level Input Voltage (V ): Digital Inputs IH Low Level Input Voltage ( High Level Output Voltage ( Low Level Output Voltage ( +0.5 mA ...
Page 5
TIMING PARAMETERS (GUARANTEED OVER OPERATING TEMPERATURE RANGE) Parameter RESET Active Low Pulsewidth RESET Inactive to BIT_CLK Startup Delay SYNC Active High Pulsewidth SYNC Low Pulsewidth SYNC Inactive to BIT_CLK Startup Delay BIT_CLK Frequency BIT_CLK Period 2 BIT_CLK Output Jitter ...
Page 6
AD1881A t RST_LOW t RST2CLK RESET BIT_CLK t t SYNC_HIGH RST2CLK SYNC BIT_CLK t CLK_LOW BIT_CLK t CLK_HIGH t CLK_PERIOD t SYNC_LOW SYNC t SYNC_HIGH t SYNC_PERIOD t SETUP BIT_CLK SYNC SDATA_OUT t HOLD BIT_CLK t t RISECLK FALLCLK SYNC ...
Page 7
ABSOLUTE MAXIMUM RATINGS Parameter Min Power Supplies Digital (V ) –0.3 DD Analog (V ) –0.3 CC Analog Input Voltage (Signal Pins) –0.3 Digital Input Voltage (Signal Pins) –0.3 Ambient Temperature (Operating) 0 Storage Temperature –65 Stresses greater than those ...
Page 8
AD1881A Digital I/O Pin Name LQFP XTL_IN 2 XTL_OUT 3 SDATA_OUT 5 BIT_CLK 6 SDATA_IN 8 SYNC 10 RESET 11 Miscellaneous Connections Pin Name LQFP CS0 45 CS1 46 EAPD 47 MODE 48 Analog I/O These signals connect the AD1881A ...
Page 9
Power and Ground Signals Pin Name LQFP Type DD1 SS1 SS2 DD2 DD1 SS1 DD2 SS2 ...
Page 10
AD1881A PRODUCT OVERVIEW The AD1881A meets the Audio Codec ’97 2.0 and 2.1 Extensions. In addition, the AD1881A SoundMAX Codec is designed to meet all requirements of the Audio Codec ’97, Component Specification, Revi- sion 1.03, © 1996, Intel Corporation, ...
Page 11
Reg Num Name D15 D14 00h Reset X SE4 02h Master Volume MM X 04h Reserved X X 06h Master Volume Mono MMM X 08h Reserved X X 0Ah PC Beep Volume PCM X 0Ch Phone In Volume PHM X ...
Page 12
AD1881A Reset (Index 00h ...
Page 13
PC Beep Register (Index 0Ah ...
Page 14
AD1881A CD Volume (Index 12h ...
Page 15
Record Select Control Register (Index 1Ah ...
Page 16
AD1881A General Purpose Register (Index 20h ...
Page 17
Subsection Ready Register (Index 26h ...
Page 18
AD1881A Extended Audio Status and Control Register (Index 2Ah ...
Page 19
Miscellaneous Control Bits (Index 76h ...
Page 20
AD1881A Sample Rate 1 (Index 7Ah ...
Page 21
APPLICATIONS CIRCUITS The AD1881A has been designed to require a minimum amount of external circuitry. The recommended applications circuits are shown in Figure 9. Reference designs for the AD1881A are available and may be obtained by contacting your local Analog ...
Page 22
AD1881A CD-ROM CONNECTIONS The CD-ROM audio output level should be investigated; typical drives generate 2 V rms output and require a voltage divider for compatibility with the Codec input (1 V rms range). The recommended circuit is basically a group ...
Page 23
J1 MIC INPUT EMC COMPONENTS J1 L1 600Z 600Z 470pF MIC INPUT LINE OUTPUT CONNECTIONS The AD1881A Codec provides stereo LINE_OUT signals at a standard 1 V rms level. These signals must be ...
Page 24
AD1881A U1 AD1881A EAPD/CHAIN_IN 49.9k LINE_OUT_L C4 0.33 F LIN_OUT_R 49.9k MONO_OUT C7 0.33 F GROUNDING AND LAYOUT To reduce noise and emissions, Analog Devices recommends a split ground plane as shown in Figure 16. The purpose of splitting the ...
Page 25
0 power plane layer is being used in the system design recommended that the analog power plane for the Codec also be split (mirroring the analog ground plane). In this ...
Page 26
AD1881A OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 48-Lead Thin Plastic Quad Flatpack (LQFP) (ST-48) 0.063 (1.60) MAX 0.354 (9.00) BSC 0.057 (1.45) 0.030 (0.75) 0.276 (7.0) BSC 0.030 (0.75) 0.018 (0.45) 0.053 (1.35) 0.018 (0.45 SEATING ...