ISP1362BDFA ST-Ericsson Inc, ISP1362BDFA Datasheet - Page 51

IC USB OTG CONTROLLER 64-LQFP

ISP1362BDFA

Manufacturer Part Number
ISP1362BDFA
Description
IC USB OTG CONTROLLER 64-LQFP
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1362BDFA

Controller Type
USB 2.0 Controller
Interface
Parallel/Serial
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Other names
568-1219
ISP1362BD,151
ISP1362BD-S

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1362BDFA
Manufacturer:
STE
Quantity:
5
Part Number:
ISP1362BDFA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
ISP1362_5
Product data sheet
12.1.1 IN data transfer
12.1.2 OUT data transfer
12.1 Peripheral Controller data transfer operation
The following sessions explain how the Peripheral Controller in the ISP1362 handles an
IN data transfer and an OUT data transfer. An IN data transfer means transfer from the
ISP1362 to an external USB host (through the upstream port), and an OUT transfer
means transfer from an external USB host to the ISP1362. In device mode, the ISP1362
acts as a USB device.
1. The arrival of the IN token is detected by the Serial Interface Engine (SIE) by
2. The SIE also checks the device number and the endpoint number to verify whether
3. If the endpoint is enabled, the SIE checks the contents of the DcEndpointStatus
4. After the data phase, the SIE expects a handshake (ACK) from the host (except for
5. On receiving the handshake (ACK), the SIE updates the contents of the
6. On receiving an interrupt, the microprocessor reads the DcInterrupt register. It knows
1. The arrival of the OUT token is detected by the SIE by decoding the PID.
2. The SIE checks the device and endpoint numbers to verify whether they are okay.
3. If the endpoint is enabled, the SIE checks the contents of the ESR. If the endpoint is
4. After the data phase, the SIE sends a handshake (ACK) to the host (except for ISO
5. The SIE updates the contents of the DcEndpointStatus register and the DcInterrupt
6. On receiving an interrupt, the microprocessor reads the DcInterrupt register. It knows
decoding the Packet Identifier (PID).
they are okay.
register (ESR). If the endpoint is full, the contents of the buffer memory are sent
during the data phase else an NAK handshake is sent.
ISO endpoints).
DcEndpointStatus and DcInterrupt registers, which in turn generates an interrupt to
the microprocessor. For ISO endpoints, the DcInterrupt register is updated as soon as
data is sent because there is no handshake phase.
which endpoint has generated the interrupt and reads the contents of the
corresponding ESR. If the buffer is empty, it fills up the buffer so that data can be sent
by the SIE at the next IN token phase.
empty, the data from USB is stored in the buffer memory during the data phase else a
NAK handshake is sent.
endpoints).
register, which in turn generates an interrupt to the microprocessor. For ISO
endpoints, the DcInterrupt register is updated as soon as data is received because
there is no handshake phase.
which endpoint has generated the interrupt and reads the content of the
corresponding ESR. If the buffer is full, it empties the buffer so that data can be
received by the SIE at the next OUT token phase.
Rev. 05 — 8 May 2007
Single-chip USB OTG Controller
© NXP B.V. 2007. All rights reserved.
ISP1362
50 of 152

Related parts for ISP1362BDFA